Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution

被引:25
作者
Sethia, Ankit [1 ]
Mahlke, Scott [1 ]
机构
[1] Univ Michigan, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA
来源
2014 47TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO) | 2014年
关键词
GPGPUs; Runtime System; Resource Utilization; Dynamic Voltage and Frequency Scaling;
D O I
10.1109/MICRO.2014.16
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
GPUs use thousands of threads to provide high performance and efficiency. In general, if one thread of a kernel uses one of the resources (compute, bandwidth, data cache) more heavily, there will be significant contention for that resource due to the large number of identical concurrent threads. This contention will eventually saturate the performance of the kernel due to contention for the bottleneck resource, while at the same time leaving other resources underutilized. To overcome this problem, a runtime system that can tune the hardware to match the characteristics of a kernel can effectively mitigate the imbalance between resource requirements of kernels and the hardware resources present on the GPU. We propose Equalizer, a low overhead hardware runtime system, that dynamically monitors the resource requirements of a kernel and manages the amount of onchip concurrency, core frequency and memory frequency to adapt the hardware to best match the needs of the running kernel. Equalizer provides efficiency in two modes. Firstly, it can save energy without significant performance degradation by throttling under-utilized resources. Secondly, it can boost bottleneck resources to reduce contention and provide higher performance without significant energy increase. Across a spectrum of 27 kernels, Equalizer achieves 15% savings in energy mode and 22% speedup in performance mode.
引用
收藏
页码:647 / 658
页数:12
相关论文
共 28 条
[1]  
Abdel-Majeed Mohammad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P111, DOI 10.1145/2540708.2540719
[2]  
Abdel-Majeed M, 2013, INT S HIGH PERF COMP, P412, DOI 10.1109/HPCA.2013.6522337
[3]  
[Anonymous], 2013, SIGARCH Comput. Archit. News, DOI [DOI 10.1145/2508148.2485964, 10.1145/2508148.2485964, DOI 10.1145/2485922]
[4]  
[Anonymous], 2012, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, DOI 10.1145/2333660.2333727
[5]  
Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
[6]   Dynamic thermal management for high-performance microprocessors [J].
Brooks, D ;
Martonosi, M .
HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, :171-182
[7]  
Chandrasekar K., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P99, DOI 10.1109/DSD.2011.17
[8]  
Che S, 2013, I S WORKL CHAR PROC, P185, DOI 10.1109/IISWC.2013.6704684
[9]  
Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
[10]   ACTIVE LOW-POWER MODES FOR MAIN MEMORY WITH MEMSCALE [J].
Deng, Qingyuan ;
Ramos, Luiz ;
Bianchini, Ricardo ;
Meisner, David ;
Wenisch, Thomas F. .
IEEE MICRO, 2012, 32 (03) :60-69