RTD-based Reconfigurable Logic Gates for Programmable Logic Array Applications

被引：0
作者：
Bae, Donghyeok [1 ]
Park, Jaehong [1 ]
Kim, Maengkyu [1 ]
Jeong, Yongsik [1 ]
Yang, Kyounghoon [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea
来源：
2016 COMPOUND SEMICONDUCTOR WEEK (CSW) INCLUDES 28TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE & RELATED MATERIALS (IPRM) & 43RD INTERNATIONAL SYMPOSIUM ON COMPOUND SEMICONDUCTORS (ISCS) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
[31]   Reconfigurable Logic Cell for Superconducting Magnetic Field Programmable Gate Array [J].
Katam, Naveen K. ;
Cong, Haolin ;
Pedram, Massoud .
2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
[32]   Reconfigurable arithmetic logic unit designed with threshold logic gates [J].
Medina-Santiago, A. ;
Alfredo Reyes-Barranca, Mario ;
Algredo-Badillo, Ignacio ;
Martinez Cruz, Alfonso ;
Ramirez Gutierrez, Kelsey Alejandra ;
Eleazar Cortes-Barron, Adrian .
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (01) :21-30
[33]   High extinction ratio thermo-optic based reconfigurable optical logic gates for programmable PICs [J].
Hassan, S. ;
Chack, D. ;
Pavesi, L. .
AIP ADVANCES, 2022, 12 (05)
[34]   INTRODUCTION TO PROGRAMMABLE ARRAY LOGIC [J].
COLI, VJ .
BYTE, 1987, 12 (01) :207-&
[35]   PROGRAMMABLE LOGIC ARRAY. [J].
Anon .
1600, (28)
[36]   AN ALTERABLE PROGRAMMABLE LOGIC ARRAY [J].
MARCHAND, JFP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) :1061-1066
[37]   Complete Logic Functionality of Reconfigurable RTD Circuit Elements [J].
Zheng, Yexin ;
Huang, Chao .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (05) :631-642
[38]   Programmable skyrmion-based logic gates in a single nanotrack [J].
Shen, Laichuan ;
Zhou, Yan ;
Shen, Ka .
PHYSICAL REVIEW B, 2023, 107 (05)
[39]   REWRITABLE PROGRAMMABLE LOGIC ARRAY OF CURRENT MODE LOGIC [J].
TANAKA, M ;
OZAWA, S ;
MORI, S .
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (03) :229-234
[40]   Design guides for a correct DC operation in RTD-based threshold gates [J].
Quintana, Jose M. ;
Avedillo, Maria J. ;
Nunez, Juan .
DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, :530-+
12345