Optical Interposer Technology using Buried Vertical-Cavity Surface-Emitting Laser Chip and Tapered Through-Silicon Via for High-Speed Chip-to-Chip Optical Interconnection

被引:5
作者
Noriki, Akihiro [1 ]
Fujiwara, Makoto [1 ,2 ]
Lee, Kang-Wook [1 ]
Jeong, Woo-Cheol [1 ]
Fukushima, Takafumi [1 ]
Tanaka, Tetsu [1 ]
Koyanagi, Mitsumasa [1 ]
机构
[1] Tohoku Univ, Grad Sch Engn, Dept Bioengn & Robot, Aoba Ku, Sendai, Miyagi 9808579, Japan
[2] Sumitomo Bakelite Co Ltd, Totsuka Ku, Yokohama, Kanagawa 2450052, Japan
关键词
Microoptics - Optical interconnects - Integrated circuit interconnects - Three dimensional integrated circuits - Silicon - Optical waveguides - Self assembly - Electronics packaging;
D O I
10.1143/JJAP.48.04C113
中图分类号
O59 [应用物理学];
学科分类号
摘要
A novel optical interposer with optical interconnections is proposed for integrating three-dimensional (3D) LSI chips on this interposer. Vertical-cavity surf ace-emit ring laser diode (VCSEL) chips and photo diode (PD) chips are buried in the optical interposer with polymeric optical waveguides. The VCSEL is 0.25 mm in width, 0.35 mm in length, and 0.15 mm in height. We realize precise passive alignment between the optical waveguides and the VCSEL/PD chips using two-step alignment processes consisting of cavity-assisted positioning and the subsequent surface-tension-powered self-assembly with a molten solder. In addition, we demonstrate the basic operation of the buried VCSEL chips in the optical interposer through tapered through-silicon vias (TSVs). The tapered TSVs are successfully formed by copper electroplating and are 64 mu m in top width, 34 mu m in bottom width, and 168 mu m in length. (C) 2009 The Japan Society of Applied Physics
引用
收藏
页数:5
相关论文
共 14 条
  • [1] Low-loss optical interposer with recessed vertical-cavity surface-emitting laser diode and photodiode chips into Si substrate
    Fujiwara, Makoto
    Terada, Shinsuke
    Shirato, Yoji
    Owari, Hiroshi
    Watanabe, Kei
    Matsuyama, Mutsuhiro
    Takahama, Keizo
    Mori, Tetsuya
    Miyao, Kenji
    Choki, Koji
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2936 - 2940
  • [2] Self-written waveguide optical pin fabricated using photomask transfer method
    Hanajima, Hiroshi
    Obata, Yusuke
    Ozawa, Hideaki
    Kanda, Masahiro
    Mikami, Osamu
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2006, 18 (17-20) : 2020 - 2022
  • [3] SMY-compatible large-tolerance "OptoBump" interface for interchip optical interconnections
    Ishii, Y
    Koike, S
    Arai, Y
    Ando, Y
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (02): : 122 - 127
  • [4] Koyanagi M., 1989, P 8 S FUT EL DEV, P55
  • [5] Three-dimensional integration technology based on wafer bonding with vertical buried interconnections
    Koyanagi, Mitsumasa
    Nakamura, Tomonori
    Yamada, Yuusuke
    Kikuchi, Hirokazu
    Fukushima, Takafumi
    Tanaka, Tetsu
    Kurino, Hiroyuki
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (11) : 2799 - 2808
  • [6] Future system-on-silicon LSI chips
    Koyanagi, N
    Kurino, H
    Lee, KW
    Sakuma, K
    Miyakawa, N
    Itani, H
    [J]. IEEE MICRO, 1998, 18 (04) : 17 - 22
  • [7] Multichip shared memory module with optical interconnection for parallel-processor system
    Kuribara, Hirofumi
    Hashimoto, Hiroyuki
    Fukushima, Takafumi
    Koyanagi, Mitsumasa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3504 - 3509
  • [8] New three-dimensional wafer bonding technology using the adhesive injection method
    Matsumoto, T
    Satoh, M
    Sakuma, K
    Kurino, H
    Miyakawa, N
    Itani, H
    Koyanagi, M
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1217 - 1221
  • [9] Implementation of active interposer for high-speed and low-cost chip level optical interconnects
    Mikawa, T
    Kinoshita, M
    Hiruma, K
    Ishitsuka, T
    Okabe, M
    Hiramatsu, S
    Furuyama, H
    Matsui, T
    Kumai, K
    Ibaragi, O
    Bonkohara, M
    [J]. IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2003, 9 (02) : 452 - 459
  • [10] Development of dual-etch via tapering process for through-silicon interconnection
    Nagarajan, Ranganathan
    Prasad, Krishnamachar
    Ebin, Liao
    Narayanan, Balasubramanian
    [J]. SENSORS AND ACTUATORS A-PHYSICAL, 2007, 139 (1-2) : 323 - 329