OREX: An Optical Ring with Electrical Crossbar Hybrid Photonic Network-on-Chip

被引:0
作者
Ahmadou Dit Adi, Cisse [1 ]
Qiu, Ping [1 ]
Irie, Hidetsugu [1 ]
Miyoshi, Takefumi [1 ]
Yoshinaga, Tsutomu [1 ]
机构
[1] Univ Electrocommun, Chofu, Tokyo 1828585, Japan
来源
2010 PROCEEDINGS OF THE INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS (IWIA 2010) | 2010年
关键词
photonic interconnects; network-on-chip; hybrid network;
D O I
10.1109/IWIA.2010.13
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The role of network-on-chip (NoC) is becoming more important as the number of processing elements (PE) integration onto a single chip increases. Lowering power consumption while providing capability of high-performance communication is a challenging problem for the design of future NoCs. In this paper we propose OREX, which is a hybrid NoC consisting of an optical ring and an electrical crossbar central router. OREX takes advantage of both electrical and optical technology designs state-of-art to deliver a high data rate transfer NoC at an acceptable power consumption cost. Using a cycle accurate simulator, we evaluate the proposed hybrid NoC. Simulation experiment shows that OREX presents slightly better communication performance in terms of bandwidth and power consumption compare to a conventional hybrid photonic torus network.
引用
收藏
页码:3 / 10
页数:8
相关论文
共 11 条
  • [1] Building manycore processor-to-DRAM networks with monolithic silicon photonics
    Batten, Christopher
    Joshi, Ajay
    Orcutt, Jason
    Khilo, Anatoly
    Moss, Benjamin
    Holzwarth, Charles
    Popovic, Milos
    Li, Hanqing
    Smith, Henry
    Hoyt, Judy
    Kartner, Franz
    Ram, Rajeev
    Stojanovic, Vladimir
    Asanovic, Krste
    [J]. 16TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2008, : 21 - +
  • [2] Chan J., 2010, DATE DESIGN AUTOMATI
  • [3] Cianchetti MJ, 2009, CONF PROC INT SYMP C, P441, DOI 10.1145/1555815.1555809
  • [4] Dally W., 2003, Principles and Practices of Interconnection Networks
  • [5] A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
    Gu, Huaxi
    Mo, Kwai Hung
    Xu, Jiang
    Zhang, Wei
    [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 19 - +
  • [6] Kirman N., P INT S MICR DEC 200
  • [7] Pan Y., 2009, P IEEE INT S COMP AR
  • [8] Shacham A., 2007, P INT S NETW ON CHIP
  • [9] Shacham A., 2007, P DES AUT C JUN
  • [10] FDED
    Vantrease, Dana
    Schreiber, Robert
    Monchiero, Matteo
    McLaren, Moray
    Jouppi, Norman P.
    Fiorentino, Marco
    Davis, Al
    Binkert, Nathan
    Beausoleil, Raymond G.
    Ahn, Jung Ho
    [J]. ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 153 - +