Fabrication of sub-12 nm thick silicon nanowires by processing scanning probe lithography masks

被引:11
|
作者
Kyoung Ryu, Yu [1 ]
Aitor Postigo, Pablo [2 ]
Garcia, Fernando [2 ]
Garcia, Ricardo [1 ]
机构
[1] CSIC, Inst Ciencia Mat Madrid, Madrid 28049, Spain
[2] Inst Microelect Madrid IMM CNM CSIC, Madrid 28760, Spain
关键词
SF6/O-2; PLASMA; SI; TRANSISTORS; CHEMISTRY;
D O I
10.1063/1.4881977
中图分类号
O59 [应用物理学];
学科分类号
摘要
Silicon nanowires are key elements to fabricate very sensitive mechanical and electronic devices. We provide a method to fabricate sub-12 nm silicon nanowires in thickness by combining oxidation scanning probe lithography and anisotropic dry etching. Extremely thin oxide masks (0.3-1.1 nm) are transferred into nanowires of 2-12 nm in thickness. The width ratio between the mask and the silicon nanowire is close to one which implies that the nanowire width is controlled by the feature size of the nanolithography. This method enables the fabrication of very small single silicon nanowires with cross-sections below 100 nm(2). Those values are the smallest obtained with a top-down lithography method. (C) 2014 AIP Publishing LLC.
引用
收藏
页数:4
相关论文
共 37 条
  • [1] Reliable fabrication of sub-10nm silicon nanowires by optical lithography
    Ramadan, Sami
    Kwa, Kelvin
    King, Peter
    O'Neill, Anthony
    NANOTECHNOLOGY, 2016, 27 (42)
  • [2] Fabrication of silicon oxide nanodot arrays by scanning probe lithography
    Hutagalung, Sabar D.
    Darsono, Teguh
    Yaacob, Khatijah A.
    SAINS MALAYSIANA, 2008, 37 (03): : 217 - 221
  • [3] Sub-20 nm silicon patterning and metal lift-off using thermal scanning probe lithography
    Wolf, Heiko
    Rawlings, Colin
    Mensch, Philipp
    Hedrick, James L.
    Coady, Daniel J.
    Duerig, Urs
    Knoll, Armin W.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
  • [4] Silicon nanowires with sub 10 nm lateral dimensions:: From atomic force microscope lithography based fabrication to electrical measurements
    Legrand, B
    Deresmes, D
    Stiévenard, D
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (03): : 862 - 870
  • [5] Technology for fabrication of sub-20 nm Silicon planar nanowires array
    Miakonkikh, Andrey V.
    Tatarintsev, Andrey A.
    Rogozhin, Alexander E.
    Rudenko, Konstantin V.
    INTERNATIONAL CONFERENCE ON MICRO- AND NANO-ELECTRONICS 2016, 2016, 10224
  • [6] Mix & Match Electron Beam & Scanning Probe Lithography for high throughput sub-10 nm Lithography
    Kaestner, Marcus
    Hofer, Manuel
    Rangelow, Ivo W.
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES V, 2013, 8680
  • [7] Fabrication of sub-50 nm Au nanowires using thermally curing nanoimprint lithography
    Sung-Hoon Hong
    Byeong-Ju Bae
    Ki-Yeon Yang
    Jun-Ho Jeong
    Hyeong-Seok Kim
    Heon Lee
    Electronic Materials Letters, 2009, 5 : 139 - 143
  • [8] Fabrication of Sub-50 nm Au Nanowires using Thermally Curing Nanoimprint Lithography
    Hong, Sung-Hoon
    Bae, Byeong-Ju
    Yang, Ki-Yeon
    Jeong, Jun-Ho
    Kim, Hyeong-Seok
    Lee, Heon
    ELECTRONIC MATERIALS LETTERS, 2009, 5 (04) : 139 - 143
  • [9] Sub-100 nm-scale aluminum nanowires by stencil lithography: Fabrication and characterization
    Vazquez-Mena, O.
    Savu, V.
    Sidler, K.
    Villanueva, G.
    van den Boogaart, M. A. F.
    Brugger, J.
    2008 3RD IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3, 2008, : 807 - 811
  • [10] Fabrication of sub-10-nm silicon nanowire arrays by size reduction lithography
    Choi, YK
    Zhu, J
    Grunes, J
    Bokor, J
    Somorjai, GA
    JOURNAL OF PHYSICAL CHEMISTRY B, 2003, 107 (15): : 3340 - 3343