Novel Symmetric Modular Hybrid Multilevel Inverter With Reduced Number of Semiconductors and Low-Voltage Stress Across Switches

被引:16
作者
Gohari, Amirhosein [1 ]
Afjei, Ebrahim S. [1 ]
Torkaman, Hossein [1 ]
机构
[1] Shahid Beheshti Univ, Fac Elect & Comp Engn, Tehran 1983969411, Iran
关键词
Low voltage stress; new modular hybrid multilevel inverter (MLI); reduced number of semiconductor; CONVERTER TOPOLOGY; SERIES CONNECTION; COMPONENTS; PERFORMANCE;
D O I
10.1109/JESTPE.2019.2930900
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, by using a modular hybrid structure, a new topology for symmetric multilevel inverters (MLIs) with a small number of semiconductors and low voltage stress across switches is proposed. Despite many other topologies, this topology can inherently produce negative and zero levels without using the H-bridge. The voltage stress across a particular switch of the proposed MLI is inversely proportional to the switching frequency of that switch in a voltage period. The proposed structure is based on two types of modules, that is, the f-module and the e-module. The e-module uses a capacitive voltage divider to double the number of nonzero levels. The voltages of the capacitors are approximately balanced without complex control methods. The basic structure of the proposed topology is formed by connecting the f-module and the e-module in series with each other, and the cascaded topology is developed by cascading multiple f-modules with an e-module. To investigate the proposed topology and prove its practicability, simulation results obtained using MATLAB/Simulink, analysis of the capacitor voltages, and experimental results are presented. A comparative study is also performed to show the merit of the new MLI over other topologies.
引用
收藏
页码:4297 / 4305
页数:9
相关论文
共 32 条
[21]   Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources [J].
Kangarlu, M. Farhadi ;
Babaei, E. ;
Laali, S. .
IET POWER ELECTRONICS, 2012, 5 (05) :571-581
[22]   A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters [J].
Kangarlu, Mohammad Farhadi ;
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (02) :625-636
[23]  
Khomfoi S, 2011, POWER ELECTRONICS HANDBOOK: DEVICES, CIRCUITS, AND APPLICATIONS, 3RD EDITION, P455, DOI 10.1016/B978-0-12-382036-5.00017-3
[24]   Topology for hybrid multilevel inverter [J].
Lai, YS ;
Shyu, FS .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2002, 149 (06) :449-458
[25]   A Survey on Cascaded Multilevel Inverters [J].
Malinowski, Mariusz ;
Gopakumar, K. ;
Rodriguez, Jose ;
Perez, Marcelo A. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (07) :2197-2206
[26]  
Manjrekar M. D., 1998, 1998 International Conference on Power Electronics Drives and Energy Systems for Industrial Growth (IEEE Cat. No.98TH8362), P62
[27]   Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology [J].
Mokhberdoran, Ataollah ;
Ajami, Ali .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) :6712-6724
[28]   An Innovative Scheme of Symmetric Multilevel Voltage Source Inverter With Lower Number of Circuit Devices [J].
Oskuee, Mohammad Reza Jannati ;
Karimi, Masoumeh ;
Ravadanegh, Sajad Najafi ;
Gharehpetian, Gevork B. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (11) :6965-6973
[29]   Creative design of symmetric multilevel converter to enhance the circuit's performance [J].
Oskuee, Mohammad Reza Jannati ;
Salary, Ebrahim ;
Najafi-Ravadanegh, Sajad .
IET POWER ELECTRONICS, 2015, 8 (01) :96-102
[30]   Analysis of THD and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation techniques [J].
Palanivel, P. ;
Dash, S. S. .
IET POWER ELECTRONICS, 2011, 4 (08) :951-958