A 10-BIT 800MS/S LOW POWER TIME-INTERLEAVED SAR ADC WITH BACKGROUND CALIBRATION

被引：0

作者：

Pu, Jie ^{[1
]}

Xu, Daiguo ^{[1
]}

Wang, Yuxin ^{[1
]}

Zhang, Ruitao ^{[1
]}

机构：

[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

来源：

2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A power- and area-efficient time-interleaved ADC employs eight successive-approximation-register (SAR) time-interleaved channels along with a new timing mismatch detection algorithm. The digital background calibration technique suppresses the inter-channel offset, gain and timing mismatches. It consumes 15.718mA at 1.2V supply and 2 mA at 1.8V supply leading to a FOM of 13.6fJ/conversion-step in 55nm CMOS technology. Post layout simulation concerned noise achieves an ENOB of 9.66 at 10MHz input. Behavioral simulations show SFDR at 286.3MHz input can be improved from-40dB to-72dB after calibration.

引用

页码：1470 / 1472

页数：3

共 50 条

[1] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
Jang, ByeongGi
Hayder, Abbas Syed
Do, SungHan
Cho, SungHun
Lee, DongSoo
Pu, YoungGun
Hwang, Keum Cheol
Yang, Youngoo
Lee, Kang-Yoon
MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
[2] A 10-bit 1.2 GS/s 45 mW time-interleaved SAR ADC with background calibration
Xu Dai-guo
Pu-Jie
Xu Shi-liu
Zhang Zheng-ping
Chen Kai-rang
Cheng Yi-yi
Zhang Jun-an
Wang Jian-an
IEICE ELECTRONICS EXPRESS, 2018, 15 (03):
[3] A 7 Bit 800MS/s SAR ADC with Background Offset Calibration
Wu, Chao
Yuan, Jie
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1038 - 1041
[4] A 10-b 800MS/s Time-Interleaved SAR ADC with Fast Timing-Skew Calibration
Song, Jeonggoo
Ragab, Kareem
Tang, Xiyuan
Sun, Nan
2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 73 - 76
[5] A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC
Kuo, Chien-Hung
Luo, Zih-Jyun
PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 133 - 136
[6] A 10-Bit 600-MS/s Time-Interleaved SAR ADC With Interpolation-Based Timing Skew Calibration
Li, Dengquan
Zhu, Zhangming
Ding, Ruixue
Liu, Maliang
Yang, Yintang
Sun, Nan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 16 - 20
[7] A 2.4 GS/s 10-Bit Time-Interleaved SAR ADC with a Bypass Window and Opportunistic Offset Calibration
Fan, Qingjun
Chen, Jinghong
IEEE 45TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC 2019), 2019, : 301 - 304
[8] Time-interleaved SAR ADC design with background calibration
Adiyaman, Muhammed Yasin
Karalar, Tufan Coskun
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (03) : 321 - 334
[9] A 10-Bit 400 MS/s Dual-Channel Time-Interleaved SAR ADC Based on Comparator Multiplexing
Wang, Cheng
Yang, Zhanpeng
Xing, Xinpeng
Duan, Quanzhen
Zheng, Xinfa
Gielen, Georges
ELECTRONICS, 2023, 12 (19)
[10] A 12-bit 600-MS/s Time-Interleaved SAR ADC with Background Timing Skew Calibration
Wei, Yen-Hsin
Lin, Chin-Yu
Lee, Tai-Cheng
2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,

← 1 2 3 4 5 →