System level analysis of a coprocessor architecture for block matching motion estimation computation

被引：0

作者：

Cheung, TKY

Hellestrand, G

Kanthamanon, P

机构：

来源：

ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE | 1997年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper describes the design and analysis of a coprocessor architecture for block matching motion estimation algorithm. We have established a system level performance model in terms of various design metrics to estimate the performance cost and to determine a feasible hardware/software partition that satisfies the real-time requirement of the applications.

引用

页码：1580 / 1583

页数：4

共 50 条

[21] A bandwidth efficient subsampling-based block matching architecture for motion estimation [J].

Chin, Hao-Yun ;

Cheng, Chao-Chung ;

Lin, Yu-Kun ;

Chang, Tian-Sheuan .

ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, :D7-D8

[22] An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithm [J].

Zhang, XD ;

Tsui, CY .

1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, :603-606

[23] Global elimination algorithm and architecture design for fast block matching motion estimation [J].

Huang, YW ;

Chien, SY ;

Hsieh, BY ;

Chen, LG .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2004, 14 (06) :898-907

[24] A Block Matching Algorithm for Deriving Quality-Tunable Motion Estimation Architecture [J].

Garg, Bharat ;

Sharma, G. K. .

2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, :552-557

[25] Erratum to: A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation [J].

Kausik Ghosh ;

Anindya Sundar Dhar .

Journal of Real-Time Image Processing, 2016, 11 :47-47

[26] Block Matching Algorithms for Motion Estimation [J].

Hassen, Wissal ;

Amiri, Hamid .

2013 7TH IEEE INTERNATIONAL CONFERENCE ON E-LEARNING IN INDUSTRIAL ELECTRONICS (ICELIE), 2013, :136-139

[27] Block Matching Algorithms for the Estimation of Motion in Image Sequences: Analysis [J].

K. Srinivas Rao ;

A. V. Paramkusam .

Pattern Recognition and Image Analysis, 2022, 32 :33-44

[28] Block Matching Algorithms for the Estimation of Motion in Image Sequences: Analysis [J].

Rao, K. Srinivas ;

Paramkusam, A., V ;

Darimireddy, Naresh K. ;

Chehri, Abdellah .

KNOWLEDGE-BASED AND INTELLIGENT INFORMATION & ENGINEERING SYSTEMS (KSE 2021), 2021, 192 :2980-2989

[29] Block Matching Algorithms for the Estimation of Motion in Image Sequences: Analysis [J].

Rao, K. Srinivas ;

Paramkusam, A., V .

PATTERN RECOGNITION AND IMAGE ANALYSIS, 2022, 32 (01) :33-44

[30] A fast block-matching motion estimation algorithm with motion modeling and motion analysis [J].

Lim, DK ;

Ho, YS .

ADVANCES IN MULTIMEDIA INFORMATION PROCESSING - PCM 2002, PROCEEDING, 2002, 2532 :135-142

← 1 2 3 4 5 →