A Performance evaluation of a Probabilistic Parallel Genetic Algorithm: FPGA vs. Multi-core Processor

被引：0

作者：

Jewajinda, Yutana

机构：

来源：

2013 INTERNATIONAL COMPUTER SCIENCE AND ENGINEERING CONFERENCE (ICSEC) | 2013年

关键词：

Parallel genetic algorithm; FPGA; Multi-core processor;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a performance evaluation between hardware and software implementation of a probabilistic parallel genetic algorithm. The compact genetic algorithm is extended to support parallel implementation. The parallelized compact genetic algorithm is implemented in FPGA hardware and parallelized software version running on multi-core processors for performance evaluation using standard benchmark functions. The experimental results show that the hardware implementation of the parallel compact genetic algorithm delivers speedup of between 100-fold to 500-fold depending on problems size and number of generations.

引用

页码：298 / 301

页数：4

共 39 条

[21] High-Performance Parallel Implementation of Genetic Algorithm on FPGA [J].

Torquato, Matheus F. ;

Fernandes, Marcelo A. C. .

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (09) :4014-4039

[22] High-Performance Parallel Implementation of Genetic Algorithm on FPGA [J].

Matheus F. Torquato ;

Marcelo A. C. Fernandes .

Circuits, Systems, and Signal Processing, 2019, 38 :4014-4039

[23] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip [J].

Ferreira, Rubem Euzebio ;

Mourelle, Luiza de Macedo ;

Nedjah, Nadia .

TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 :164-+

[24] Implementation and Performance Analysis of SEAL Encryption on FPGA, GPU and Multi-Core Processors [J].

Theoharoulis, Kostas ;

Antoniadis, Charalambos ;

Bellas, Nikolaos ;

Antonopoulos, Christos D. .

2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, :65-68

[25] A Cycle-accurate, Cycle-reproducible multi-FPGA System for Accelerating Multi-core Processor Simulation [J].

Asaad, Sameh ;

Bellofatto, Ralph ;

Brezzo, Bernard ;

Haymes, Chuck ;

Kapur, Mohit ;

Parker, Benjamin ;

Roewer, Thomas ;

Saha, Proshanta ;

Takken, Todd ;

Tierno, Jose .

FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, :153-161

[26] Efficient Parallel Recursive Gaussian SIFT Algorithm Based on Multi-core DSP [J].

Luo Yong ;

Ye Zhengyuan ;

Chen Yuanzhi .

PROCEEDINGS OF 2015 IEEE 5TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION, 2015, :402-405

[27] Performance Evaluation of Multi-core processors with Varied Interconnect Networks [J].

Mohanty, Ram Prasad ;

Turuk, Ashok Kumar ;

Sahoo, Bibhudatta .

2013 SECOND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING, NETWORKING AND SECURITY (ADCONS 2013), 2013, :7-11

[28] LabVIEW-based Parallel Optimization of Networked Virtual Test System in Multi-core Processor Environment [J].

Cai, Gongxuan ;

Yan, Bingyi .

MECHATRONICS AND INTELLIGENT MATERIALS II, PTS 1-6, 2012, 490-495 :1004-1008

[29] Performance Analysis of Parallel Computing Framework on Embedded Multi-core Trustworthy Systems [J].

Ma, Weidong ;

Wang, Zhiying .

2016 INTERNATIONAL SYMPOSIUM ON SYSTEM AND SOFTWARE RELIABILITY (ISSSR), 2016, :25-29

[30] A Heuristic Task Periods Selection Algorithm for Real-Time Control Systems on a Multi-Core Processor [J].

Fu, Hongya ;

Liu, Jiankang ;

Han, Zhenyu ;

Shao, Zhongxi .

IEEE ACCESS, 2017, 5 :24819-24829

← 1 2 3 4 →