A Performance evaluation of a Probabilistic Parallel Genetic Algorithm: FPGA vs. Multi-core Processor

被引:0
作者
Jewajinda, Yutana
机构
来源
2013 INTERNATIONAL COMPUTER SCIENCE AND ENGINEERING CONFERENCE (ICSEC) | 2013年
关键词
Parallel genetic algorithm; FPGA; Multi-core processor;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a performance evaluation between hardware and software implementation of a probabilistic parallel genetic algorithm. The compact genetic algorithm is extended to support parallel implementation. The parallelized compact genetic algorithm is implemented in FPGA hardware and parallelized software version running on multi-core processors for performance evaluation using standard benchmark functions. The experimental results show that the hardware implementation of the parallel compact genetic algorithm delivers speedup of between 100-fold to 500-fold depending on problems size and number of generations.
引用
收藏
页码:298 / 301
页数:4
相关论文
共 7 条
[1]   Parallelism and evolutionary algorithms [J].
Alba, E ;
Tomassini, M .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2002, 6 (05) :443-462
[2]  
Cantu-Paz E., 2000, EFFICIENT ACCURATE P
[3]  
Clerk Maxwell J., 1892, A Treatise on Electricity and Magnetism, V2, P68
[4]   Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine [J].
Fernando, Pradeep R. ;
Katkoori, Srinivas ;
Keymeulen, Didier ;
Zebulum, Ricardo ;
Stoica, Adrian .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2010, 14 (01) :133-149
[5]   A family of compact genetic algorithms for intrinsic evolvable hardware [J].
Gallagher, JC ;
Vigraham, S ;
Kramer, G .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2004, 8 (02) :111-126
[6]  
Jewajinda Y., 2009, 9 INT C COMM ISCIT
[7]  
Wook C, 2003, IEEE T EVOLUT COMPUT, V7, P367