A high performance lattice architecture of 2D discrete wavelet transform for hierarchical image compression

被引：0
|
作者：
Park, T [1 ]
Jung, SY [1 ]
机构：
[1] Catholic Univ Korea, Bucheon, South Korea
来源：
2002 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS | 2002年
关键词：
D O I：
10.1109/ICCE.2002.1014062
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents high performance lattice architecture of 2D Discrete Wavelet Transform (DWT), which is scalable to extend to an arbitrary 2D DWT with M taps and J levels. The proposed lattice structure fits in a VLSI implementation due to its regularity and shows the period of N-2/2 to compute an NXN image because the even and odd rows are processed simultaneously.
引用
收藏
页码：352 / 353
页数：2
相关论文
共 50 条
  • [21] Algorithms and architectures for 2D discrete wavelet transform
    Shahbahrami, Asadollah
    JOURNAL OF SUPERCOMPUTING, 2012, 62 (02): : 1045 - 1064
  • [22] Hardware implementation of the Haar 2D discrete wavelet transform with an application to image watermarking
    Gafsi, Mohamed
    Abbassi, Nessrine
    Amdouni, Rim
    Hajjaji, Mohamed Ali
    Mtibaa, Abdellatif
    PROCEEDINGS OF THE 2022 5TH INTERNATIONAL CONFERENCE ON ADVANCED SYSTEMS AND EMERGENT TECHNOLOGIES IC_ASET'2022), 2022, : 324 - 329
  • [23] Design of a novel Architecture of 3-D Discrete Wavelet Transform for Image Processing through Video Compression
    Challa, Komala Vani
    Krishna, Puram Vamshi
    Rao, Chintapanti Nageswar
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [24] Realization of an efficient VLSI architecture for discrete wavelet transform in real time image compression
    Hashad, AI
    Shehata, KA
    Gasser, SM
    ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 673 - 676
  • [25] Architecture and Implementation of ShapeAdaptive Discrete Wavelet Transform for Remote Sensing Image Onboard Compression
    Wang, Huaichao
    Wang, Jing
    Zhang, Xuequan
    PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2017, : 1803 - 1808
  • [26] Savitzky Golay and KPCA based Optimal Discrete Wavelet Transform Architecture for Image Compression
    Geetha, V
    Anbumani, V
    Parameshwaran, R.
    Gomathi, S.
    MICROPROCESSORS AND MICROSYSTEMS, 2022, 91
  • [27] An efficient VLSI architecture for lifting based 1D/2D discrete wavelet transform
    Basiri, Mohamed Asan M.
    Mahammad, Noor Sk
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 404 - 418
  • [28] A scalable architecture for 2-D discrete wavelet transform
    Limqueco, JC
    Bayoumi, MA
    VLSI SIGNAL PROCESSING, IX, 1996, : 369 - 377
  • [29] A new architecture for the 2-D discrete wavelet transform
    Truong, TK
    Hung, KC
    Huang, YJ
    Tseng, YS
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 481 - 484
  • [30] A new automated compression technique for 2D electrocardiogram signals using discrete wavelet transform
    Pal, Hardev Singh
    Kumar, A.
    Vishwakarma, Amit
    Singh, Girish Kumar
    Lee, Heung-No
    ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2024, 133
12345