A 0.8V CMOS analog decoder for an (8,4,4) extended hamming code

被引：0
|
作者：
Nguyen, N [1 ]
Winstead, C [1 ]
Gaudet, VC [1 ]
Schlegel, C [1 ]
机构：
[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada
来源：
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel soft decoding method for iterative error control codes is through the use of analog circuits. Analog decoders exploit the non-linear behaviour of transistors operating in subtheshold to process probability information. This paper describes the design of an (8,4,4) extended Hamming decoder operating at supply voltage 0.8V using 0.18mum CMOS technology. When normalizers are biased at 1 muA, a decoding rate of 444 kbps and energy per decoded bit of 0.64 nJ/b is achieved.
引用
收藏
页码：1116 / 1119
页数：4
相关论文
共 33 条
  • [1] A Subthreshold PMOS Analog Cortex Decoder for the (8,4,4) Hamming Code
    Perez-Chamorro, Jorge
    Lahuec, Cyril
    Seguin, Fabrice
    Le Mestre, Gerald
    Jezequel, Michel
    ETRI JOURNAL, 2009, 31 (05) : 585 - 592
  • [2] CMOS analog MAP decoder for (8,4) Hamming code
    Winstead, C
    Dai, J
    Yu, SH
    Myers, C
    Harrison, RR
    Schlegel, C
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) : 122 - 131
  • [3] Analog MAP decoder for (8,4) Hamming code in subthreshold CMOS
    Winstead, C
    Dai, J
    Kim, WJ
    Little, S
    Kim, YB
    Myers, C
    Schlegel, C
    2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 132 - 147
  • [4] Characterization of binary type II codes from the [8,4,4] extended Hamming code
    Otmani, A
    COMPTES RENDUS MATHEMATIQUE, 2003, 336 (12) : 971 - 974
  • [5] An analog turbo decoder for an (8,4) product code
    Correal, N
    Heck, J
    Valenti, M
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 632 - 635
  • [6] Neural network decoder for (7, 4) hamming code
    Vaz A.C.
    Gurudas Nayak C.
    Nayak D.
    International Journal of Intelligent Systems Technologies and Applications, 2020, 19 (04) : 362 - 376
  • [7] New extremal binary self-dual codes of length 58 as R3-lifts from the shortened binary [8,4,4] Hamming code
    Karadeniz, Suat
    Kaya, Abidin
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2012, 349 (09): : 2824 - 2833
  • [8] FPGA Design of an (8,4) Product Code Iterative Decoder
    Guo Li
    INTERNATIONAL CONFERENCE OF CHINA COMMUNICATION (ICCC2010), 2010, : 470 - 473
  • [9] A GPU-based (8, 4) Hamming decoder for secure transmission of watermarked medical images
    Md. Shohidul Islam
    Cheol-Hong Kim
    Jong-Myon Kim
    Cluster Computing, 2015, 18 : 333 - 341
  • [10] A GPU-based (8,4) Hamming decoder for secure transmission of watermarked medical images
    Islam, Md. Shohidul
    Kim, Cheol-Hong
    Kim, Jong-Myon
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2015, 18 (01): : 333 - 341
1234