Bitstream Encryption and Authentication Using AES-GCM in Dynamically Reconfigurable Systems

被引:0
作者
Hori, Yohei [1 ]
Satoh, Akashi [1 ]
Sakane, Hirofumi [1 ]
Toda, Kenji [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki 3058568, Japan
来源
ADVANCES IN INFORMATION AND COMPUTER SECURITY, PROCEEDINGS | 2008年 / 5312卷
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A secure and dependable dynamic partial reconfiguration (DPR) system based on the AES-GCM cipher is developed, where the reconfigurable IP cores are protected by encrypting and authenticating their bitstreams with AES-GCM. In DPR systems, bitstream authentication is essential for avoiding fatal damage caused by inadvertent bitstreams. Although encryption-only systems can prevent bitstream cloning and reverse engineering, they cannot prevent erroneous or malicious bitstreams from being accepted as valid. If a bitstream error is detected after the system has already been partly configured, the system must be reconfigured with an errorless bitstream or at worst rebooted since the DPR changes the hardware architecture itself and the system cannot recover itself to the initial state by asserting a reset signal. In this regard, our system can recover from configuration errors without rebooting. To the authors' best knowledge, this is the first DPR system featuring both bitstream protection and error recovery mechanisms. Additionally, we clarify the relationship between the computation time and the bitstream block size, and derive the optimal internal memory size necessary to achieve the highest throughput. Furthermore, we implemented an AES-GCM-based DPR system targeting the Virtex-5 device on an off-the-shelf board, and demonstrated that all functions of bitstream decryption, verification, configuration, and error recovery work correctly. This paper clarifies the throughput, the hardware utilization, and the optimal memory configuration of said DPR system.
引用
收藏
页码:261 / 278
页数:18
相关论文
共 28 条
  • [1] Dynamic and partial FPGA exploitation
    Becker, Juergen
    Huebner, Michael
    Hettich, Gerhard
    Constapel, Rainer
    Eisenmann, Joachim
    Luka, Juergen
    [J]. PROCEEDINGS OF THE IEEE, 2007, 95 (02) : 438 - 452
  • [2] Bellare M., 2003, CONVENTIONAL AUTHENT
  • [3] Dynamically configurable security for SRAM FPGA bitstreams
    Bossuet, Lilian
    Gogniat, Guy
    Burleson, Wayne
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2006, 2 (1-2) : 73 - 85
  • [4] Claus C, 2007, DES AUT TEST EUROPE, P498
  • [5] Software radio and dynamic reconfiguration on a DSP/FPGA platform
    Delahaye, JP
    Gogniat, G
    Roland, C
    Bomel, P
    [J]. FREQUENZ, 2004, 58 (5-6) : 152 - 159
  • [6] Drimer S, 2007, LECT NOTES COMPUT SC, V4419, P73
  • [7] DWORKIN M, 2001, SP NATL I STANDARDS
  • [8] Dworkin Morris J, 2007, SP NATL I STANDARDS
  • [9] Dynamic fault tolerance in FPGAs via partial reconfiguration
    Emmert, J
    Stroud, C
    Skaggs, B
    Abramovici, M
    [J]. 2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 165 - 174
  • [10] HORI Y, 2008, RECONF200756 IEICE, P31