Testing of critical paths for delay faults

被引:22
作者
Sharma, M [1 ]
Patel, JH [1 ]
机构
[1] Univ Illinois, Ctr Reliable & High Performance Comp, Urbana, IL 61801 USA
来源
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS | 2001年
关键词
D O I
10.1109/TEST.2001.966683
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Testing the critical paths in a circuit is essential to cover distributed delay and small delay defects in a manufactured circuit. However, in most circuits, only a small percentage of functionally irredundant critical paths (which can affect the cycle time) are robustly, testable. In this paper we propose the covering of defects on untestable critical paths by robustly testing the longest testable segments lying on those paths. This method is scalable to large circuits since the task of segment delay fault test generation has complexity similar to path delay fault test generation. Experimental results have been given to demonstrate that significant additional coverage of defects on critical paths can be achieved using this technique.
引用
收藏
页码:634 / 641
页数:8
相关论文
共 17 条
[1]   Classification and identification of nonrobust untestable path delay faults [J].
Cheng, KT ;
Chen, HC .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (08) :845-853
[2]  
CHENG KT, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P954, DOI 10.1109/TEST.1993.470604
[3]   RESIST - A RECURSIVE TEST PATTERN GENERATION ALGORITHM FOR PATH DELAY FAULTS CONSIDERING VARIOUS TEST CLASSES [J].
FUCHS, K ;
PABST, M ;
ROSSEL, T .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (12) :1550-1562
[4]   Segment delay faults: A new fault model [J].
Heragu, K ;
Patel, JH ;
Agrawal, VD .
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, :32-39
[5]   SYNTHESIS OF DELAY-VERIFIABLE COMBINATIONAL-CIRCUITS [J].
KE, WD ;
MENON, PR .
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) :213-222
[6]   On invalidation mechanisms for non-robust delay tests [J].
Konuk, H .
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, :393-399
[7]   Identification and test generation for primitive faults [J].
Krstic, A ;
Cheng, KT ;
Chakradhar, ST .
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, :423-432
[8]  
LAM WK, 1993, P 30 DES AUT C, P446
[9]   ON PATH SELECTION IN COMBINATIONAL LOGIC-CIRCUITS [J].
LI, WN ;
REDDY, SM ;
SAHNI, SK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (01) :56-63
[10]  
LIN CJ, 1987, IEEE T COMPUT AID D, V6, P694