Design of a transmission gate based CMOL memory array

被引：1

作者：

Abid, Z. ^{[1
]}

Barua, M. ^{[1
]}

Alma'aitah, A. ^{[1
]}

机构：

[1] Univ Western Ontario, Dept Elect & Comp Engn, London, ON, Canada

来源：

MICRO & NANO LETTERS | 2008年 / 3卷 / 03期

基金：

加拿大自然科学与工程研究理事会;

关键词：

D O I：

10.1049/mnl:20080012

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

A design of a nanoelectronic memory array, compatible with both the molecular switch (nanodevice) electrical characteristics and CMOS 45 nm semiconductor technology node is presented. The proposed transmission gate based CMOL (hybrid CMOS/MOLecular) memory cell does not suffer from the operational difficulties faced by the conventional CMOL cell. The control circuitry with improved multiplexer designs is introduced, and it shows that the required voltage levels to program the nanodevices can be achieved. Moreover, the proposed memory cell has the same area as the existing CMOL inverter cell allowing easier implementation of both logic and memory circuits on the same chip.

引用

页码：70 / 76

页数：7

共 17 条

[1] [Anonymous], BERKELEY PREDICTIVE
[2] DEHON A, 2005, IEEE ACM INT C COMPU, V6, P375
[3] Efficient logic architectures for CMOL nanoelectronic circuits
Dong, C.
Wang, W.
Haruehanroengra, S.
[J]. MICRO & NANO LETTERS, 2006, 1 (02): : 74 - 78
[4] FOLLING S, 2001, INT JOINT C NEUR NET, V1, P216
[5] HANSON GW, 2007, FUNDAMENTALS NANOELE, P181
[6] HEATH JR, 2005, NAT MATER, V4, P167
[7] Multilevel memory based on molecular devices
Li, C
Fan, WD
Lei, B
Zhang, DH
Han, S
Tang, T
Liu, XL
Liu, ZQ
Asano, S
Meyyappan, M
Han, J
Zhou, CW
[J]. APPLIED PHYSICS LETTERS, 2004, 84 (11) : 1949 - 1951
[8] Li C, 2007, J NANOSCI NANOTECHNO, V7, P138, DOI 10.1166/jnn.2007.012
[9] LIKHAREV K, 1998, SCIENCE, V280, P1716
[10] Likharev KK, 2005, LECT NOTES PHYS, V680, P447

← 1 2 →