Exposing ILP in Custom Hardware with a Dataflow Compiler IR

被引：0

作者：

Zaidi, Ali Mustafa ^{[1
]}

机构：

[1] Univ Cambridge, Comp Lab, Cambridge CB3 0FD, England

来源：

2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT) | 2013年

关键词：

Dark Silicon; Dataflow; High-level Synthesis; Instruction Level Parallelism;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：411 / 411

页数：1

共 5 条

[1] Spatial computation
Budiu, M
Venkataramani, G
Chelcea, T
Goldstein, SC
[J]. ACM SIGPLAN NOTICES, 2004, 39 (11) : 14 - 26
[2] Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
[3] Johnson N, 2003, LECT NOTES COMPUT SC, V2622, P1
[4] LAM MS, 1992, ACM COMP AR, V20, P46, DOI 10.1145/146628.139702
[5] Conservation Cores: Reducing the Energy of Mature Computations
Venkatesh, Ganesh
Sampson, Jack
Goulding, Nathan
Garcia, Saturnino
Bryksin, Vladyslav
Lugo-Martinez, Jose
Swanson, Steven
Taylor, Michael Bedford
[J]. ACM SIGPLAN NOTICES, 2010, 45 (03) : 205 - 218