Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology

被引：1
|
作者：
Kanasugi, Akinori [1 ]
Tsukahara, Akihiko [1 ]
Ando, Ki [1 ]
机构：
[1] Tokyo Denki Univ, Dept Elect & Elect Engn, Adachi Ku, Tokyo 1208551, Japan
来源：
NATURAL COMPUTING | 2015年 / 14卷 / 04期
关键词：
Evolutionary algorithm; Dynamic reconfiguration; FPGA;
D O I：
10.1007/s11047-014-9476-z
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.
引用
收藏
页码：593 / 601
页数：9
相关论文
共 50 条
  • [1] Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology
    Akinori Kanasugi
    Akihiko Tsukahara
    Ki Ando
    Natural Computing, 2015, 14 : 593 - 601
  • [2] GAME-HDL: Implementation of evolutionary algorithms using hardware description languages
    Drechsler, R
    Drechsler, N
    APPLICATIONS OF EVOLUTIONARY COMPUTING, 2003, 2611 : 378 - 387
  • [3] An Evolutionary Algorithm Testbed for Quick Implementation of Algorithms in Hardware
    Smilkstein, Tina
    Tati, Kiran Kumar
    Barve, Parashar
    Hai, M. Lutful
    Sajjapongse, Kittisak
    Sharma, Durgesh K.
    2009 IEEE WORKSHOP ON EVOLVING AND SELF-DEVELOPING INTELLIGENT SYSTEMS, 2009, : 51 - 57
  • [4] RETRACTED: Design and implementation of dynamic partial reconfiguration using adaptive evolvable hardware (Retracted Article)
    Geetamma, T.
    Seventline, J. Beatrice
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [5] FPGA Based Hardware Implementation of Image Filter With Dynamic Reconfiguration Architecture
    Rajan, B.
    Ravi, S.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (12): : 121 - 127
  • [6] Hardware implementation of genetic algorithms using FPGA
    Tang, W
    Yip, L
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 549 - 552
  • [7] FPGA-based Implementation of Hardware Technology on Generic Algorithms
    Zhong Wei-sheng
    Wang Yu-Ti
    Zeng Xiao-Shu
    2008 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-11, 2008, : 1333 - +
  • [8] Research and implementation of dynamic reconfiguration technology in distributed control system
    Zheng, Song
    Ni, Wei-Dou
    Yuanzineng Kexue Jishu/Atomic Energy Science and Technology, 2009, 43 (08): : 724 - 729
  • [9] Hardware Acceleration in Genode OS Using Dynamic Partial Reconfiguration
    Doerflinger, Alexander
    Albers, Mark
    Fiethe, Bjoern
    Michalik, Harald
    ARCHITECTURE OF COMPUTING SYSTEMS, 2018, 10793 : 283 - 293
  • [10] Hardware Accelerator for Data Anonymization Using Dynamic Partial Reconfiguration
    Sawaguchi, Sota
    Nishi, Hiroaki
    2016 IEEE INTERNATIONAL CONFERENCE ON SMART GRID COMMUNICATIONS (SMARTGRIDCOMM), 2016,
12345