TESH: A new hierarchical interconnection network for massively parallel computing

被引:0
|
作者
Jain, VK
Ghirmai, T
Horiguchi, S
机构
关键词
parallel computing; interconnection networks; hierarchical networks; tori-connected meshes (TESH); very large scale integration (VLSI); ultra large scale integration (ULSI); 3-D computer; stacked silicon planes;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Advanced scientific and engineering problems require massively parallel computing. Critical to the design-and ultimately the performance-of such computing systems is the interconnection network binding the computing elements, just as is the cardiovascular network to the human body. This paper develops a new interconnection network, ''Tori connected mESHes (TESH),'' consisting of k-ary n-cube connection of supernodes that comprise meshes of lower level nodes. its key features are the following: it is hierarchical, thus allowing exploitation of computation locality as well as easy expansion (up to a million processors), and it appears to be well suited for 3-D VLSI implementation, for it requires far fewer number of vertical wires than almost all known multi-computer networks. Presented in the paper are the architecture of the new network. node addressing and message routing. 3-D VLSI/ULSI considerations, and application of the network to massively parallel computing. Specifically, we discuss the mapping on to the network of stack filtering; a hardware oriented technique for order statistic image filtering.
引用
收藏
页码:837 / 846
页数:10
相关论文
共 50 条
  • [31] Feasibility study of a scalable optical interconnection network for massively parallel processing systems
    Louri, Ahmed
    Furlonge, Stephen
    Applied Optics, 1996, 35 (08): : 1296 - 1308
  • [32] Feasibility study of a scalable optical interconnection network for massively parallel processing systems
    Louri, A
    Furlonge, S
    APPLIED OPTICS, 1996, 35 (08) : 1296 - 1308
  • [34] SCAC-Net: Reconfigurable Interconnection Network in SCAC Massively parallel SoC
    Krichene, Hana
    Baklouti, Mouna
    Abid, Mohamed
    Marquet, Philippe
    Dekeyser, Jean-Luc
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 759 - 762
  • [35] Study and Integration of a Parametric Neighbouring Interconnection Network in a Massively Parallel Architecture on FPGA
    Baklouti, Mouna
    Abid, Mohamed
    Marquet, Philippe
    Dekeyser, Jean Luc
    2009 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2009, : 368 - +
  • [36] Modeling of interconnection subsystems for massively parallel computers
    Gregorio, JA
    Beivide, R
    Vallejo, F
    PERFORMANCE EVALUATION, 2002, 47 (2-3) : 105 - 129
  • [37] MASSIVELY PARALLEL COMPUTING AND FACTORING
    LENSTRA, AK
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 583 : 344 - 355
  • [38] Hybrid tree: A scalable optoelectronic interconnection network for parallel computing
    John, E
    Hudson, F
    John, LK
    PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 466 - 474
  • [39] Interconnection network and distributed shared memory of a massively parallel machine JUMP-1
    Amano, H
    Nishimura, K
    Kudoh, T
    Nishi, H
    Anjo, K
    CORRECT MODELS OF PARALLEL COMPUTING, 1997, 49 : 3 - 13
  • [40] MULTIPLE CHANNEL ARCHITECTURE - A NEW OPTICAL INTERCONNECTION STRATEGY FOR MASSIVELY PARALLEL COMPUTERS
    WAILES, TS
    MEYER, DG
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 1991, 9 (12) : 1702 - 1716