System-Level Assertion-Based Performance Verification for Embedded Systems

As contemporary digital systems specifically embedded systems become more and more complex, taking advantage of system-level design is being more widespread. Many embedded systems must operate under strict timing constraints. One of the best methods for examining timing constraints in an embedded system can be done via the performance verification. In this paper tin assertion-based verification methodology has been proposed for verifying system-level timing constraints in an embedded system. Performance assertions are specified by an assertion language at the transaction-level of abstraction. A Turing machine and a structure named performance evaluator have been Coupled to provide a computational model for a performance assertion. We have developed a tool that can automatically generate a C++ code from input assertions. The result code operates as the computational model and checks the assertions by applying a simulation-based trace analysis approach. Through a case study, we demonstrate usefulness and effectiveness of our methodology.