Hot carrier effects on jitter performance in CMOS voltage-controlled oscillators

被引:3
作者
Zhang, Chi [1 ]
Srivastava, Ashok [1 ]
机构
[1] Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA
来源
FLUCTUATION AND NOISE LETTERS | 2006年 / 6卷 / 03期
基金
美国国家科学基金会;
关键词
phase-locked loop; CMOS VCO; hot carriers; jitter; device degradation;
D O I
10.1142/S0219477506003446
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
The effects of hot carrier stress on CMOS voltage-controlled oscillators (VCO) are investigated. A model of the threshold voltage degradation in MOSFETs due to hot carrier stress has been used to model jitter in voltage-controlled oscillators. The relation between the stress time which induces the hot carrier effects due to generation of interface traps near the drain of the n-MOSFETs, and the degradation of the VCO performance is presented. The VCO performance degradation takes into consideration decrease in operation frequency and increase in jitter. The experimental circuits have been designed in 0.5 mu m n-well CMOS technology for operation at 3 V. Experimental results show that after four hours hot-carrier stress the jitter is increased by 40 ps for single-ended current starved VCOs.
引用
收藏
页码:L329 / L334
页数:6
相关论文
共 37 条
  • [31] RF circuit performance degradation due to soft breakdown and hot-carrier effect in deep-submicrometer CMOS technology
    Li, Q
    Zhang, JL
    Li, W
    Yuan, JS
    Chen, Y
    Oates, AS
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2001, 49 (09) : 1546 - 1551
  • [32] Effects of hot-carrier stress on the RF performance of 0.18 μm technology NMOSFETs and circuits
    Naseh, S
    Deen, MJ
    Marinov, O
    40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, : 98 - 104
  • [33] A Low-Phase-Noise Ka-Band Push-Push Voltage-Controlled Oscillator Using CMOS/Glass-Integrated Passive Device Technologies
    Wang, Sen
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2014, 61 (09) : 1456 - 1462
  • [34] A Unique Technique for Reducing the Effects of Hot-carrier Induced Degradations in CMOS Bistable Circuits for Fault Tolerant VLSI Design
    Das, A. G. M.
    2013 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCES IN ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (TAEECE), 2013, : 323 - 328
  • [36] A low-noise, 0.05-17.8-GHz fractional-N phase-locked loop with two parallel synchronized dual-core voltage-controlled oscillators
    Sun, Depeng
    Wang, Ruiqing
    Bu, Feng
    Gao, Yuan
    Zhao, Xiaoteng
    Ding, Ruixue
    Liu, Shubin
    Zhou, Rong
    MICROELECTRONICS JOURNAL, 2024, 146
  • [37] Effects of non-ideal energy selective contacts and experimental carrier cooling rate on the performance of an indium nitride based hot carrier solar cell
    Aliberti, P.
    Feng, Y.
    Shrestha, S. K.
    Green, M. A.
    Conibeer, G.
    Tu, L. W.
    Tseng, P. H.
    Clady, R.
    APPLIED PHYSICS LETTERS, 2011, 99 (22)