ACCURATE: Accuracy Maximization for Real-Time Multicore Systems With Energy-Efficient Way-Sharing Caches

被引:2
作者
Saha, Sangeet [1 ,2 ]
Chakraborty, Shounak [3 ]
Zhai, Xiaojun [4 ]
Ehsan, Shoaib [4 ]
McDonald-Maier, Klaus D. [4 ]
机构
[1] Univ Huddersfield, Dept Comp Sci, Huddersfield HD1 3DH, W Yorkshire, England
[2] Univ Essex, Embedded & Intelligent Syst Lab, Colchester C04 3SQ, Essex, England
[3] Norwegian Univ Sci & Technol, Dept Comp Sci, N-7491 Trondheim, Norway
[4] Univ Essex, Embedded & Intelligent Syst Lab, Colchester CO4 3SQ, Essex, England
基金
英国工程与自然科学研究理事会;
关键词
Approximated computing; dynamic associativity management (DAM); dynamic cache-way shutdown; energy efficiency; multicores; real-time scheduling; COMPUTATION; MANAGEMENT; TASKS; QOS;
D O I
10.1109/TCAD.2022.3161407
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Improving result accuracy in approximate computing (AC)-based real-time applications without violating deadlines has recently become an active research domain. Execution time of AC real-time tasks can individually be separated into: execution of the mandatory part to obtain a result of acceptable quality, followed by a partial/complete execution of the optional part to improve the result accuracy of the initial result within a given deadline. However, obtaining higher result accuracy at the cost of enhanced execution time may lead to deadline violation, along with higher energy usage. We present ACCURATE, a novel hybrid offline-online approximate real-time scheduling approach that first schedules AC-based tasks on multicore with an objective to maximize result accuracy and determines operational processing speeds for each task constrained by system-wide power limit, deadline, and task dependency. At runtime, by employing a way-sharing technique (WH_LLC) at the last level cache (LLC), ACCURATE improves performance, which is further leveraged, to enhance result accuracy by executing more from the optional part and to improve the energy efficiency of the cache by turning off a controlled number of cache ways. ACCURATE also exploits the slacks either to improve the result accuracy of the tasks or to enhance the energy efficiency of the underlying system, or both. ACCURATE achieves 85% QoS with 36% average reduction in cache leakage consumption with a 24% average gain in energy-delay product (EDP) for a 4-core-based chip multiprocessor (CMP) with 6.4% average improvement in performance.
引用
收藏
页码:5246 / 5260
页数:15
相关论文
共 44 条
[11]  
Chakraborty S., 2016, PROC VLSI SOC, P1
[12]   Exploring the Role of Large Centralised Caches in Thermal Efficient Chip Design [J].
Chakraborty, Shounak ;
Kapoor, Hemangee K. .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (05)
[13]   Analysing the Role of Last Level Caches in Controlling Chip Temperature [J].
Chakraborty, Shounak ;
Kapoor, Hemangee K. .
IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2018, 3 (04) :289-305
[14]  
Dani A. M., 2011, Proceedings of the 2011 Second Workshop on Architecture and Multi-Core Applications (WAMCA 2011), P12, DOI 10.1109/WAMCA.2011.14
[15]   Dynamic Associativity Management in Tiled CMPs by Runtime Adaptation of Fellow Sets [J].
Das, Shirshendu ;
Kapoor, Hemangee K. .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (08) :2229-2243
[16]   Dynamic Associativity Management Using Utility Based Way-Sharing [J].
Das, Shirshendu ;
Kapoor, Hemangee K. .
30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, 2015, :1919-1924
[17]   Dynamic associativity management using fellow sets [J].
Das, Shirshendu ;
Kapoor, Hemangee K. .
2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2013, :133-137
[18]  
Farrell A, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P421
[19]  
Fitzgerald B, 2013, 2013 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC)
[20]   Optimal DPM and DVFS for Frame-Based Real-Time Systems [J].
Gerards, Marco E. T. ;
Kuper, Jan .
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 9 (04)