A new method of test generation for sequential circuits

被引:2
作者
Hou, Yanli [1 ]
Zhao, Chunhui [1 ]
Liao, Yanping [1 ]
机构
[1] Harbin Engn Univ, Sch Informat & Commun Engn, Harbin, Peoples R China
来源
2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING | 2006年
关键词
D O I
10.1109/ICCCAS.2006.285109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The constant development of integrated circuits makes the automatic test pattern generation problem of sequential circuits a challenging area. Test generation procedures based on genetic algorithm (GA) have been showed to be effective in achieving high fault coverage. This paper presents a new approach to the test generation,for synchronous sequential circuits. In this work, we address the problem of the automation test sequences generation based on particle swarm optimization (PSO) and fault simulation for sequential circuits. We emphasize three aspects: initialization, test sequence generation and test set compaction. Experimental results illustrate the effectiveness of the approach. PSO-based STPG is generally superior to GA-based STPG in terms of achieved fault coverage and required CPU time.
引用
收藏
页码:2181 / 2185
页数:5
相关论文
共 9 条
[1]   A new approach for initialization sequences computation for synchronous sequential circuits [J].
Corno, F ;
Prinetto, P ;
Rebaudengo, M ;
Reorda, MS ;
Squillero, G .
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, :381-386
[2]   GATTO: A genetic algorithm for automatic test pattern generation for large synchronous sequential circuits [J].
Corno, F ;
Prinetto, P ;
Rebaudengo, M ;
Reorda, MS .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (08) :991-1000
[3]   A genetic algorithm for the computation of initialization sequences for synchronous sequential circuits [J].
Corno, F ;
Prinetto, P ;
Rebaudengo, M ;
Reorda, MS ;
Squillero, G .
SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, :56-61
[4]  
CORNO F, 1996, IEEE T COMPUT AID D, P375
[5]   Test set compaction algorithms for combinational circuits [J].
Hamzaoglu, I ;
Patel, JH .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) :957-963
[6]  
KENNEDY J, 1998, P 1997 C SYST MAN CY, P4104
[7]  
Lu CH, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS, INTELLIGENT SYSTEMS AND SIGNAL PROCESSING, VOLS 1 AND 2, PROCEEDINGS, P1203
[8]   PROOFS - A FAST, MEMORY-EFFICIENT SEQUENTIAL-CIRCUIT FAULT SIMULATOR [J].
NIERMANN, TM ;
CHENG, WT ;
PATEL, JH .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (02) :198-207
[9]  
RUDNICK EM, 1994, ACM IEEE D, P698