Direct wafer bonding and layer transfer for ferroelectric thin film integration

被引：0
|
作者：
Alexe, M [1 ]
Senz, S [1 ]
Pignolet, A [1 ]
Hesse, D [1 ]
Gösele, U [1 ]
机构：
[1] Max Planck Inst Microstruct Phys, D-06120 Halle, Germany
来源：
INTEGRATED FERROELECTRICS | 1999年 / 27卷 / 1-4期
关键词：
layer transfer; direct wafer bonding; metal-ferroelectric-silicon structures; interface trap density;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel fabrication process of ferroelectric-semiconductor heterostructures based on direct wafer bonding (DWB) and layer transfer is proposed. Metal-ferroelectric-silicon (MFS) structures were fabricated by both layer transfer process and direct deposition of ferroelectric films onto Si. Detailed transmission electron microscope (TEM) investigations revealed that a direct wafer bonding and layer transfer process yields good quality ferroelectric/Si interfaces. Interface trap measurements show a large difference for MFS structures fabricated by bonding or by direct deposition, respectively. The trap density values were ranging from 2x10(12) cm(-2)eV(-1) for SBT/Si directly deposited to 4x10(11) cm(-2)eV(-1) for SBT/Si bonded interfaces.
引用
收藏
页码：1249 / 1255
页数：7
相关论文
共 50 条
  • [21] Fabrication of high quality, thin Ge-on-insulator layers by direct wafer-bonding for nanostructured thermoelectric devices
    Veerappan, Manimuthu
    Mukannan, Arivanandhan
    Salleh, Faiz
    Shimura, Yosuke
    Hayakawa, Yasuhiro
    Ikeda, Hiroya
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2017, 32 (03)
  • [22] Pb(Zr,Ti)O3-Silicon heterostructures fabricated by direct wafer bonding
    Alexe, M
    Scott, JF
    Pignolet, A
    Hesse, D
    Gosele, U
    INTEGRATED FERROELECTRICS, 1998, 19 (1-4) : 95 - 109
  • [23] Enabling layer transfer and Back-Side Power Delivery Network applications by wafer bonding and scanner correction optimizations
    van Haren, Richard
    Li, Suwen
    Minghetti, Blandine
    van Dijk, Leon
    Brantjes, Klaas
    Fournel, Frank
    Mauguen, Gaelle
    Mendes, Ivanie
    Lapeyre, Celine
    Pourteau, Marie-Line
    May, Michael
    Pain, Laurent
    Abadie, Karine
    Plach, Thomas
    Wimplinger, Markus
    METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVII, 2023, 12496
  • [24] Room temperature direct wafer bonding for three dimensional integrated sensors
    Enquist, P
    SENSORS AND MATERIALS, 2005, 17 (06) : 307 - 316
  • [25] Review of layer transfer processes for crystalline thin-film silicon solar cells
    Brendel, R
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2001, 40 (07): : 4431 - 4439
  • [26] High-density-plasma (HDP)-CVD oxide to thermal oxide wafer bonding for strained silicon layer transfer applications
    Singh, R.
    Radu, I.
    Reiche, M.
    Himcinschi, C.
    Kuck, B.
    Tillack, B.
    Goesele, U.
    Christiansen, S. H.
    APPLIED SURFACE SCIENCE, 2007, 253 (07) : 3595 - 3599
  • [27] Plasma Treatment Mechanism in Si-SiO2 Direct Wafer Bonding
    Lee, Youngseok
    You, Yebin
    Cho, Chulhee
    Kim, Sijun
    Lee, Jangjae
    Kim, Minyoung
    Lee, Hanglim
    You, ShinJae
    SCIENCE OF ADVANCED MATERIALS, 2022, 14 (07) : 1265 - 1270
  • [28] A MECHANICAL MODEL FOR DIRECT WAFER BONDING BY STRAIN ENERGY UNDER NORMAL PRESSURE
    Cai, Shirong
    Sun, Yunyun
    Wu, Shijing
    Tan, Henry
    JOURNAL OF MECHANICS OF MATERIALS AND STRUCTURES, 2025, 20 (01) : 1 - 14
  • [29] High-quality crystalline layer transfer from a silicon-on-insulator substrate onto a sapphire substrate using wafer bonding
    D. V. Singh
    L. Shi
    K. W. Guarini
    P. M. Mooney
    S. J. Koester
    A. Grill
    Journal of Electronic Materials, 2003, 32 : 1339 - 1343
  • [30] High-quality crystalline layer transfer from a silicon-on-insulator substrate onto a sapphire substrate using wafer bonding
    Singh, DV
    Shi, L
    Guarini, KW
    Mooney, PM
    Koester, SJ
    Grill, A
    JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (11) : 1339 - 1343
12345