A Wideband 400 MHz-to-4 GHz Direct RF-to-Digital Multimode ΔΣ Receiver

被引:31
|
作者
Wu, Charles [1 ]
Alon, Elad [1 ]
Nikolic, Borivoje [1 ]
机构
[1] Berkeley Wireless Res Ctr, Berkeley, CA 94704 USA
关键词
ADC; bandpass ADC; CMOS; Delta Sigma ADC; LNTA; receiver; software-defined radio; MODULATOR; JITTER; DB; CLOCK; ADC; MHZ;
D O I
10.1109/JSSC.2014.2319249
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A wide-tuning-range low-power sigma-delta-based direct-RF-to-digital receiver architecture is implemented in 65 nm CMOS. A flat signal transfer function is chosen to support wide-frequency-range radios. A multilevel (two-bit) nonreturn-to-zero DAC improves jitter immunity to enable a high dynamic range, and, with a class-AB low-noise transconductance amplifier, guarantees a highly linear front end. For a 4 MHz signal, the peak SNDR of the receiver exceeds 68 dB and is better than 60 dB across the 400 MHz to 4 GHz carrier frequency range. By virtue of utilizing a negative feedback digitizer close to the antenna, an IIP3 of 10 dBm is achieved while dissipating only 40 mW from 1.1 V/1.5 V supply voltages.
引用
收藏
页码:1639 / 1652
页数:14
相关论文
共 50 条
  • [41] A 400 MHz–1.5 GHz all digital integer-N PLL with a reference spur reduction technique
    Junyoung Song
    Sewook Hwang
    Tae-Chan Kim
    Chulwoo Kim
    Analog Integrated Circuits and Signal Processing, 2014, 79 : 183 - 189
  • [42] A Highly Integrated Low-Power 400MHz RF Receiver in 0.13um CMOS for Medical Applications
    Mohamed, Sherif A. Saleh
    Ibrahim, Ghada Hamdy
    2018 11TH GERMAN MICROWAVE CONFERENCE (GEMIC 2018), 2018, : 239 - 242
  • [43] Design of a 400-MHz 1-V 1.4-m W CMOS RF Receiver for MICS Applications
    Moon, Mihye
    Chang, Shinil
    Lee, Yongho
    Shin, Hyunchol
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 228 - 229
  • [44] A Functional Test of 2-GHz/4-GHz RF Digital Communication Device Using Digital Tester
    Ichiyama, Kiyotaka
    Ishida, Masahiro
    Nagatani, Kenichi
    Watanabe, Toshifumi
    2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
  • [45] A 2.4 GHz RF CMOS receiver for low cost digital wireless communication for 802.15.4 Standard.
    Egels, M
    Gaubert, J
    Pannier, P
    Bas, G
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 299 - 302
  • [46] A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver
    Rofougaran, A
    Chang, JYC
    Rofougaran, M
    Abidi, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 880 - 889
  • [47] A 1 GHz CMOS current-folded direct digital RF quadrature modulator
    Zhou, YJ
    Yuan, JR
    2005 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Digest of Papers, 2005, : 25 - 28
  • [48] Bit-Error-Rate of Direct Conversion Digital Receiver using RF Direct Quadrature Undersampling Technique
    Okuizumi, Ryoichi
    Muraguchi, Masahiro
    ASIA-PACIFIC MICROWAVE CONFERENCE 2011, 2011, : 1486 - 1489
  • [49] A 0.8-1.9GHz-Band CMOS Direct Digital RF Quadrature Modulator
    Suematsu, Noriharu
    Wada, Osamu
    Kameda, Surugu
    Takagi, Tadashi
    Tsubouchi, Kazuo
    2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 148 - 150
  • [50] A 0.25-1.7-GHz, 3.9-13.7-mW Power-Scalable,-10-dBm Harmonic Blocker-Tolerant Mixer-First RF-to-Digital Receiver for Massive MIMO Applications
    Trotskovsky, Konstantin
    Whitcombe, Amy
    Lacaille, Gregory
    Puglielli, Antonio
    Lu, Pengpeng
    Wang, Zhongkai
    Narevsky, Nathan
    Wright, Gregory
    Niknejad, Ali M.
    Nikolic, Borivoje
    Alon, Elad
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (02): : 38 - 41