Potential-based threshold voltage and subthreshold swing models for junctionless double-gate metal-oxide-semiconductor field-effect transistor with dual-material gate

被引:5
作者
Wang, Ping [1 ]
Zhuang, Yiqi [1 ]
Li, Cong [1 ]
Liu, Yuqi [1 ]
Jiang, Zhi [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
Analytical model; threshold voltage; junctionless; dual-material gate; NANOWIRE TRANSISTOR; MOSFETS;
D O I
10.1002/jnm.2067
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
On the basis of quasi-two-dimensional solution of Poisson's equation, an analytical threshold voltage model for junctionless dual-material double-gate (JLDMDG) metal-oxide-semiconductor field-effect transistor (MOSFET) is developed for the first time. The advantages of JLDMDG MOSFET are proved by comparing the central electrostatic potential and electric field distribution with those of junctionless single-material double-gate (JLSMDG) MOSFET. The proposed model explicitly shows how the device parameters (such as the silicon thickness, oxide thickness, and doping concentration) affect the threshold voltage. In addition, the variations of threshold voltage roll-off, drain-induced barrier lowering (DIBL), and subthreshold swing with the channel length are investigated. It is proved that the device performance for JLDMDG MOSFET can be changed flexibly by adjusting the length ratios of control gate and screen gate. The model is verified by comparing its calculated results with those obtained from three-dimensional numerical device simulator ISE. Copyright (c) 2015John Wiley & Sons, Ltd.
引用
收藏
页码:230 / 242
页数:13
相关论文
共 27 条
  • [1] [Anonymous], 2014, SCI WORLD J, DOI DOI 10.1155/2014/562797
  • [2] A Dual-Material Gate Junctionless Transistor With High-k Spacer for Enhanced Analog Performance
    Baruah, Ratul K.
    Paily, Roy P.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) : 123 - 128
  • [3] Monte Carlo analysis of dynamic characteristics and high-frequency noise performances of nanoscale double-gate MOSFETs
    Chen, Yongbo
    Jo, Michael
    Mohamed, Mohamed
    Xu, Ruimin
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2014, 27 (01) : 10 - 21
  • [4] Chiang TK, 2012, IEEE C ELEC DEVICES
  • [5] A new scaling theory for fully-depleted SOI double-gate MOSFET's: including effective conducting path effect (ECPE)
    Chiang, TK
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (03) : 317 - 322
  • [6] RF Performance and Small-Signal Parameter Extraction of Junctionless Silicon Nanowire MOSFETs
    Cho, Seongjae
    Kim, Kyung Rok
    Park, Byung-Gook
    Kang, In Man
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (05) : 1388 - 1396
  • [7] Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors
    Choi, Sung-Jin
    Moon, Dong-Il
    Kim, Sungho
    Duarte, Juan P.
    Choi, Yang-Kyu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (02) : 125 - 127
  • [8] Junctionless Nanowire Transistor (JNT): Properties and design guidelines
    Colinge, J. P.
    Kranti, A.
    Yan, R.
    Lee, C. W.
    Ferain, I.
    Yu, R.
    Akhavan, N. Dehdashti
    Razavi, P.
    [J]. SOLID-STATE ELECTRONICS, 2011, 65-66 : 33 - 37
  • [9] An analytic model for channel potential and subthreshold swing of the symmetric and asymmetric double-gate MOSFETs
    Ding, Zhihao
    Hu, Guangxi
    Gu, Jinglun
    Liu, Ran
    Wang, Lingli
    Tang, Tingao
    [J]. MICROELECTRONICS JOURNAL, 2011, 42 (03) : 515 - 519
  • [10] Junctionless Multiple-Gate Transistors for Analog Applications
    Doria, Rodrigo Trevisoli
    Pavanello, Marcelo Antonio
    Trevisoli, Renan Doria
    de Souza, Michelly
    Lee, Chi-Woo
    Ferain, Isabelle
    Akhavan, Nima Dehdashti
    Yan, Ran
    Razavi, Pedram
    Yu, Ran
    Kranti, Abhinav
    Colinge, Jean-Pierre
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2511 - 2519