A low-power low-offset dynamic comparator for analog to digital converters

被引:53
作者
Hassanpourghadi, Mohsen [1 ]
Zamani, Milad [1 ]
Sharifkhani, Mohammad [1 ]
机构
[1] Sharif Univ Technol, Dept Elect Engn, Tehran, Iran
关键词
Comparator; Low-offset; Low-power; Analog to digital Converters; HIGH-SPEED; ADC;
D O I
10.1016/j.mejo.2013.11.012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A comparator comprises a cross coupled circuit which produces a positive feedback. In conventional comparators, the mismatch between the cross coupled circuits determines the trade-off between the speed, offset and the power consumption of the comparator. A new low-offset low-power dynamic comparator for analog-to-digital converters is introduced. The comparator benefits from two stages and two operational phases to reduce the offset voltage caused by the mismatch effect inside the positive feedback circuit. Rigorous statistical analysis yields the input referred offset voltage and the delay of the comparator based on the circuit random parameters. The derivations are verified with exhaustive Monte-Carlo simulations at various corner cases of the process. A comparison between typical comparator and the proposed comparator in 180 nm and 90 nm has been made. The power consumption of the proposed comparator is about 44% of the conventional and its offset voltage is at least one-third of other mentioned conventional comparators. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:256 / 262
页数:7
相关论文
共 17 条
[1]  
Babayan-Mashhadi S., 2013, ANAL DESIGN LOW VOLT, DOI DOI 10.1109/TVLSI.2013.2241799
[2]   A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 μm CMOS [J].
Cao, Zhiheng ;
Yan, Shouli ;
Li, Yunchu .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) :862-873
[3]   A 4-Bit, 1.6 GS/s Low Power Flash ADC, Based on Offset Calibration and Segmentation [J].
Chahardori, Mohammad ;
Sharifkhani, Mohammad ;
Sadughi, Sirus .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (09) :2285-2297
[4]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172
[5]   Kickback noise reduction techniques for CMOS latched comparators [J].
Figueiredo, Pedro M. ;
Vital, Joao C. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (07) :541-545
[6]  
Hati Manas Kumar, 2011, 2011 International Conference on Communications and Signal Processing (ICCSP), P9, DOI 10.1109/ICCSP.2011.5739303
[7]   Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators [J].
He, Jun ;
Zhan, Sanyi ;
Chen, Degang ;
Geiger, Randall L. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (05) :911-919
[8]  
Herath M. M. J., 2011, 2011 International Symposium on Integrated Circuits (ISIC 2011), P309, DOI 10.1109/ISICir.2011.6131958
[9]   A 0.5 V high-speed comparator with rail-to-rail input range [J].
Kandala, Mallik ;
Wang, Haibo .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (01) :415-421
[10]  
Katyal V, 2006, 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P5