A platform-based SoC hardware/software co-design environment

被引:0
作者
Xiong, ZH [1 ]
Li, SK [1 ]
Chen, JH [1 ]
Wang, DW [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Peoples R China
来源
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2 | 2004年
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a Platform-based SoC hardware/software co-design environment named HSCDE. It introduces the overall structure of HSCDE, describes the Platform-based SoC system modeling technology, ant algorithm based hardware/software partitioning technology and Hierarchical Directed Acyclic Graph based performance constraint assignment technology. HSCDE supports Platform-based SoC hardware/software co-design methodology. It supports almost all the design phases from SoC system modeling to RTL level SoC system. It divides SoC hardware/software co-design into system modeling level (level 1), virtual components level (level 2) and real components level (level 3), and it performs the 2 mappings among the 3 design levels by Design Planning (mapping 1) and Virtual-Real Synthesis (mapping 2). We have done SoC system design for MP3 player SoC, MEPG2 player SoC and CDMA wireless communication SoC in HSCDE environment. Results show that HSCDE effectively supports Platform-based SoC hardware/software co-design methodology; it enhanced system reuse of existing SoC design. Statistics indicate an average of 10%similar to25% revisions on platform templates for a new SoC design, and we achieved platform template reuse ratio by 75%similar to90%.
引用
收藏
页码:443 / 448
页数:6
相关论文
共 50 条
[41]   TOWARDS PLATFORM-BASED CO-DESIGN: RECONCILING CONTEXTUALIZATION AND THE DESIGN OF GENERICITY THROUGH RETROFIT [J].
Azoulay, Alexandre ;
Terfous, Malik ;
Barbier, Raphaelle ;
Bland, Philippe ;
Fichaux, Nicolas ;
Le Masson, Pascal ;
Magliaro, Elena ;
Menar, Lionel ;
Ranchid, Thierry ;
Weil, Benoit .
IGARSS 2024-2024 IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM, IGARSS 2024, 2024, :892-896
[42]   Component-based hardware-software co-design [J].
Arató, N ;
Mann, ZA ;
Orbán, A .
ORGANIC AND PERVASIVE COMPUTING - ARCS 2004, 2004, 2981 :169-183
[43]   Hardware/software co-design of RTOS-based platforms [J].
El-Malaki, M. H. ;
El-Kharashi, M. Watheq ;
Hammad, S. ;
Salem, A. ;
Wahdan, A. .
6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, :91-+
[44]   A Ruby-Based Hardware/Software Co-Design Environment with Functional Reactive Programming: Mulvery [J].
Teruya, Daichi ;
Nakajo, Hironori .
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2020, E103D (09) :1929-1938
[45]   A new platform-based orthogonal SoC design methodology [J].
Li, L ;
Gao, ML ;
Cheng, ZR ;
Zhang, DL ;
He, SH .
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, :428-432
[46]   DSP SOLUTIONS FOR HARDWARE SOFTWARE CO-DESIGN [J].
KUNKEL, J ;
SUBRAMANIAN, R .
ELECTRONIC PRODUCT DESIGN, 1995, 16 (07) :S12-S14
[47]   Energy profiler for hardware/software co-design [J].
Sreeramaneni, R ;
Vrudhula, SBK .
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, :335-340
[48]   A compositional framework for hardware/software co-design [J].
Cau, A ;
Hale, R ;
Dimitrov, J ;
Zedan, H ;
Moszkowski, B ;
Manjunathaiah, M ;
Spivey, M .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 6 (04) :367-399
[49]   Accelerating SuperBE with Hardware/Software Co-Design [J].
Chen, Andrew Tzer-Yeu ;
Gupta, Rohaan ;
Borzenko, Anton ;
Wang, Kevin I-Kai ;
Biglari-Abhari, Morteza .
JOURNAL OF IMAGING, 2018, 4 (10)
[50]   Design-for-debug in hardware/software co-design [J].
Vranken, HPE ;
Stevens, MPJ ;
Segers, MTM .
PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, :35-39