A platform-based SoC hardware/software co-design environment

被引:0
作者
Xiong, ZH [1 ]
Li, SK [1 ]
Chen, JH [1 ]
Wang, DW [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Peoples R China
来源
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2 | 2004年
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a Platform-based SoC hardware/software co-design environment named HSCDE. It introduces the overall structure of HSCDE, describes the Platform-based SoC system modeling technology, ant algorithm based hardware/software partitioning technology and Hierarchical Directed Acyclic Graph based performance constraint assignment technology. HSCDE supports Platform-based SoC hardware/software co-design methodology. It supports almost all the design phases from SoC system modeling to RTL level SoC system. It divides SoC hardware/software co-design into system modeling level (level 1), virtual components level (level 2) and real components level (level 3), and it performs the 2 mappings among the 3 design levels by Design Planning (mapping 1) and Virtual-Real Synthesis (mapping 2). We have done SoC system design for MP3 player SoC, MEPG2 player SoC and CDMA wireless communication SoC in HSCDE environment. Results show that HSCDE effectively supports Platform-based SoC hardware/software co-design methodology; it enhanced system reuse of existing SoC design. Statistics indicate an average of 10%similar to25% revisions on platform templates for a new SoC design, and we achieved platform template reuse ratio by 75%similar to90%.
引用
收藏
页码:443 / 448
页数:6
相关论文
共 50 条
[31]   Hardware Software Co-design in Haskell [J].
Aronsson, Markus ;
Sheeran, Mary .
ACM SIGPLAN NOTICES, 2017, 52 (10) :162-173
[32]   Hierarchical hardware/software co-design [J].
Niculiu, T ;
Burileanu, D ;
Manolescu, A ;
Becker, J ;
Glesner, M .
SIMULATION IN INDUSTRY'99: 11TH EUROPEAN SIMULATION SYMPOSIUM 1999, 1999, :697-699
[33]   FPGA-Based Software Profiler for Hardware/Software Co-design [J].
Saad, El-Sayed M. ;
Awadalla, Medhat H. A. ;
El-Deen, Kareem Ezz .
NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, :475-482
[34]   Software profiler for fpga-based hardware/software co-design [J].
Department of Communication, Electronics and Computers, Faculty of Engineering, University of Helwan, Egypt ;
不详 .
J Eng Appl Sci, 2009, 1 (59-76)
[35]   Dynamic Hardware/Software Co-design based on a communication-centric Hyper-Platform [J].
Hollstein, T ;
Zimmer, H ;
Glesner, M .
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, :355-358
[36]   Hardware/Software Co-design of an ATCA-based Computation Platform for Data Acquisition and Triggering [J].
Wang, Qiang ;
Jantsch, Axel ;
Jin, Dapeng ;
Kopp, Andreas ;
Kuehn, Wolfgang ;
Lang, Johannes ;
Lange, Soeren ;
Li, Lu ;
Lu, Ming ;
Liu, Zhen'an ;
Lu, Zhonghai ;
Muenchow, David ;
Roskoss, Johannes ;
Xu, Hao .
2009 16TH IEEE-NPSS REAL TIME CONFERENCE, 2009, :485-+
[37]   Embedded Platform for Gas Applications Using Hardware/Software Co-Design and RFID [J].
Ali, Amine Ait Si ;
Farhat, Ali ;
Mohamad, Saqib ;
Amira, Abbes ;
Bensaali, Faycal ;
Benammar, Mohieddine ;
Bermak, Amine .
IEEE SENSORS JOURNAL, 2018, 18 (11) :4633-4642
[38]   Hardware/software co-design methodology of SOPC based FPGAS [J].
Tang, Wei ;
Ge, Baojian .
DCABES 2007 Proceedings, Vols I and II, 2007, :1203-1206
[39]   A sockets-based implementation of hardware and software co-design [J].
Herbert, A .
1996 IEEE INTERNATIONAL VERILOG HDL CONFERENCE, PROCEEDINGS, 1996, :77-80
[40]   Hybrid XML Parser Based on Software and Hardware Co-design [J].
Pan, Zhe ;
Jiang, Xiaohong ;
Wu, Jian ;
Li, Xiang .
2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, :325-325