SUNMAP: A tool for automatic topology selection and generation for NoCs

被引:135
作者
Murali, S [1 ]
De Micheli, G [1 ]
机构
[1] Stanford Univ, Comp Syst Lab, Stanford, CA 94305 USA
来源
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004 | 2004年
关键词
Systems on Chip; Networks on Chip; topology; mapping; SystemC;
D O I
10.1145/996566.996809
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Increasing communication demands of processor and memory cores in Systems on Chips (SoCs) necessitate the use of Networks on Chip (NoC) to interconnect the cores. An important phase in the design of NoCs is the mapping of cores onto the most suitable topology for a given application. In this paper, we present SUNMAP a tool for automatically selecting the best topology for a given application and producing a mapping of cores onto that topology. SUNMAP explores various design objectives such as minimizing average communication delay, area, power dissipation subject to bandwidth and area constraints. The tool supports different routing functions (dimension ordered, minimum-path, traffic splitting) and uses floorplanning information early in the topology selection process to provide feasible mappings.. The network components of the chosen NoC are automatically generated using cycle-accurate SystemC soft macros from xpipes architecture. SUNMAP automates NoC selection and generation, bridging an important design gap in building NoCs. Several experimental case studies are presented in the paper, which show the rich design space exploration capabilities of SUNMAP.
引用
收藏
页码:914 / 919
页数:6
相关论文
共 22 条
[1]  
BENINI L, 2002, IEEE COMPUT, V1, P70
[2]  
Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
[3]   The future of wires [J].
Ho, R ;
Mai, KW ;
Horowitz, MA .
PROCEEDINGS OF THE IEEE, 2001, 89 (04) :490-504
[4]  
HO WH, 2003, METHODOLOGY DESIGNIN, P377
[5]  
HU J, 2003, ENERGY AWARE MAPPING
[6]  
Jantsch A, 2003, NETWORKS ON CHIP, P3
[7]  
JIAN L, 2000, ASOC SCALABLE SINGL, P27
[8]  
KARIM F, 2001, DES AUT C JUN
[9]   A linear programming-based algorithm for floorplanning in VLSI design [J].
Kim, JG ;
Kim, YD .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (05) :584-592
[10]  
KROLIKOSKI SJ, 1999, METHODOLOGY TECHNNOL, P456