Analysis of RLC Interconnect Delay Considering Thermal Effect

被引：0

作者：

Dong, Gang ^{[1
]}

Leng, Peng ^{[1
]}

Yang, Yintang ^{[1
]}

Chai, Changchun ^{[1
]}

机构：

[1] Xidian Univ, Inst Microelect, Xian 710071, Peoples R China

来源：

2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Based on the equivalent Elmore delay model, a new delay model that takes inductance and thermal effect into consideration is presented in this paper. The proposed model with high efficiency has closed-form expression. Its solution exhibits high accuracy as compared to the other models. Simulation results show that the error in the propagation delay is less than 10% for RLC tree example.

引用

页码：2248 / 2251

页数：4

共 50 条

[1] Extreme value analysis of RLC interconnect delay induced by process variations
Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071, China
Xi'an Dianzi Keji Daxue Xuebao, 2009, 2 (301-307):
[2] Analysis of RLC Interconnect Delay Model using Second Order Approximation
Sanaullah, Muhammad
Chowdhury, Masud H.
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2756 - 2759
[3] An RLC interconnect analyzable crosstalk model considering self-heating effect
Zhu Zhang-Ming
Liu Shu-Bin
CHINESE PHYSICS B, 2012, 21 (02)
[4] An RLC interconnect analyzable crosstalk model considering self-heating effect
朱樟明
刘术彬
Chinese Physics B, 2012, 21 (02) : 564 - 572
[5] Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load
Kaushik, Brajesh Kumar
Sarkar, Sankar
Agarwal, R. P.
INTEGRATION-THE VLSI JOURNAL, 2007, 40 (04) : 394 - 405
[6] A Novel Method for Delay Analysis of CMOS Inverter with On-Chip RLC Interconnect Load
Maheshwari, Vikas
Mazumdar, S.
Kar, R.
Mandal, D.
Bhattacharjee, A. K.
2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,
[7] DELAY EVALUATION WITH LUMPED LINEAR RLC INTERCONNECT CIRCUIT MODELS
PILLAGE, LT
ROHRER, RA
ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, 1989, : 143 - 158
[8] An RLC interconnect model based on Fourier analysis
Chen, GQ
Friedman, EG
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 170 - 183
[9] A new analytical delay and noise model for on-chip RLC interconnect
Cao, Y
Huang, XJ
Sylvester, D
Chang, N
Hu, CM
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 823 - 826
[10] Modeling and calculating of interconnect delay by considering the influence of inductance effect and process fluctuations
Yang Y.
Chai C.-C.
Dong G.
Yang Y.-T.
Leng P.
Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2010, 37 (03): : 513 - 519

← 1 2 3 4 5 →