Impact of Active Surface Area on Performance and Reliability of Tri-gate FinFET

被引：0

作者：

Yang, Yi-Lin ^{[1
]}

Chuang, Chiao-Feng ^{[2
]}

Lai, Chih-Jui ^{[1
]}

Zhang, Wenqi ^{[2
]}

Hsu, Yun-Hsuan ^{[2
]}

Tsai, Chia-Jung ^{[2
]}

Lin, Wei-De ^{[2
]}

Lin, Meng-Yen ^{[2
]}

Yeh, Wen-Kuan ^{[2
,3
]}

机构：

[1] Natl Kaohsiung Normal Univ, Dept Elect Engn, 62 Shenjhong Rd, Kaohsiung 824, Taiwan

[2] Natl Univ Kaohsiung, Dept Elect Engn, 700 Kaohsiung Univ Rd, Kaohsiung 811, Taiwan

[3] Natl Appl Res Labs, Natl Nano Device Labs NDL, 26,Prosper Rd 1,Hsinchu Sci Pk, Hsinchu 300, Taiwan

来源：

SENSORS AND MATERIALS | 2019年 / 31卷 / 07期

关键词：

active surface area (SA); contact etch stop layer (CESL); FinFET;

D O I：

10.18494/SAM.2019.2209

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

In this work, a contact etch stop layer (CESL) was found to cause tensile stress above the gate of FinFET devices, and the top tensile stress introduced compressive stress in the channel. With increasing active surface area (SA), a higher compressive stress was observed. The effect of compressive stress became more evident, resulting in a lower current but a higher reliability for nFinFET devices.

引用

页码：2237 / 2244

页数：8

共 50 条

[1] RF Performance Enhancement in Underlap Tri-Gate FinFET
Gupta, Shikhar
Nandi, Ashutosh
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 760 - 762
[2] The Observation of Width Quantization Impact on Device Performance and Reliability for High-k/Metal Tri-Gate FinFET
Yeh, Wen-Kuan
Zhang, Wenqi
Yang, Yi-Lin
Dai, An-Ni
Wu, Kehuey
Chou, Tung-Huan
Lin, Cheng-Li
Gan, Kwang-Jow
Shih, Chia-Hung
Chen, Po-Ying
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) : 610 - 616
[3] The Study on Width Quantization impact on Device Performance and Reliability for high-k/metal Tri-Gate FinFET
Yeh, Wen-Kuan
Zhang, Wenqi
Yang, Yi-Lin
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 563 - 566
[4] Improved Tri-Gate FinFET Transistor with InGaAs
Sharma, Baldeo Sharan
Bhat, M. S.
2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
[5] Effect of air spacer on analog performance of underlap tri-gate FinFET
Gupta, Shikhar
Nandi, Ashutosh
SUPERLATTICES AND MICROSTRUCTURES, 2017, 109 : 693 - 701
[6] The Impact of Fin Number on Device's Performance and Reliability in Tri-gate FinFETs
Yeh, Wen-Kuan
Chen, Po-Ying
Shih, Chia-Hung
Zhang, Wenqi
Yang, Yi-Lin
2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 17 - 19
[7] The Impact of Fin Number on Device Performance and Reliability for Multi-Fin Tri-Gate n- and p-Type FinFET
Yeh, Wen-Kuan
Zhang, Wenqi
Chen, Po-Ying
Yang, Yi-Lin
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (04) : 555 - 560
[8] Gate-overlapped-source Heterojunction Tunnel Tri-gate FinFET
Kumar, Pankaj
Roy, Saurav
Baishya, Srimanta
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 561 - 564
[9] Impact of fin width on nano scale tri-gate FinFET including the quantum mechanical effect
Panchanan, Suparna
Maity, Reshmi
Baidya, Achinta
Maity, Niladri Pratap
ENGINEERING RESEARCH EXPRESS, 2023, 5 (02):
[10] Experimental Study of Tri-Gate SOI-FinFET Flash Memory
Liu, Y. X.
Kamei, T.
Matsukawa, T.
Endo, K.
O'uchi, S.
Tsukada, J.
Yamauchi, H.
Ishikawa, Y.
Hayashida, T.
Sakamoto, K.
Ogura, A.
Masahara, M.
IEEE INTERNATIONAL SOI CONFERENCE, 2012,

← 1 2 3 4 5 →