Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization

被引:10
作者
Luo, Tseng-Chin [1 ,2 ,3 ]
Chao, Mango C. -T. [2 ,3 ]
Tseng, Huan-Chi [1 ]
Goto, Masaharu [4 ]
Fisher, Philip A. [1 ]
Chang, Yuan-Yao [1 ]
Chang, Chi-Min [1 ]
Takao, Takayuki [4 ]
Iwasaki, Katsuhito [4 ]
Lee, Cheng Mao [4 ]
机构
[1] Taiwan Semicond Mfg Corp, Hsinchu 30077, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[3] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[4] Agilent Technol, Tokyo 1928510, Japan
关键词
Design for manufacturing (DFM); Threshold voltage; Variation;
D O I
10.1109/TVLSI.2013.2265299
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As process technologies continually advance, process variation has greatly increased and has gradually become one of the most critical factors for IC manufacturing. Furthermore, these increasingly complex processes continue to make greater use of stressors for mobility enhancement, thus requiring large volumes of data for extensive characterization of layoutdependent effects (LDE) for validation of both SPICE models and design for manufacturing. Transistor threshold voltage (V-t) is a commonly used parameter both for characterization during process development and for monitoring of volume manufacturing. To adequately quantify local process variation or LDE, V-t must be measured for a sufficiently large number of device-under- tests (DUTs) to obtain a statistically representative sample population. The number of V-t measurements required to obtain such a statistically significant result, however, requires extremely long testing time, especially for array-based test structure designs including thousands of DUTs. In this paper, we present a very fast threshold voltage measurement methodology using an operational amplifier-based source-measure unit test configuration, which greatly improves testing efficiency and accuracy, and is not sensitive to process variation. The proposed test methodology can improve V-t testing time by a factor of 5-10 relative to the commonly used binary-search algorithm, and by a factor of similar to 2 relative to an optimized interpolation algorithm, and achieves better accuracy (standard deviation of V-t = 0.15 mV, versus typical accuracy of similar to 0.5 mV for the two algorithms mentioned). Furthermore, the layout and configuration of conventional test structures need not be modified to adapt the proposed methodology. The measured results from the most advanced process technology nodes demonstrate the testing efficiency and accuracy of the proposed test structure in characterizing the large number of DUTs required for quantifying process variation or LDEs. Index Terms-Design for manufacturing (DFM), Threshold
引用
收藏
页码:1138 / 1149
页数:12
相关论文
共 26 条
  • [1] Agarwal K., 2006, VLSI CIRCUITS DIGEST, P67
  • [2] Fast Characterization of Threshold Voltage Fluctuation in MOS Devices
    Agarwal, Kanak
    Hayes, Jerry
    Nassif, Sani
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (04) : 526 - 533
  • [3] [Anonymous], P IEEE INTERNATIONAL
  • [4] High-performance CMOS variability in the 65-nm regime and beyond
    Bernstein, K.
    Frank, D. J.
    Gattiker, A. E.
    Haensch, W.
    Ji, B. L.
    Nassif, S. R.
    Nowak, E. J.
    Pearson, D. J.
    Rohrer, N. J.
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) : 433 - 449
  • [5] Chen CH, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P56
  • [6] Croon JA, 2002, ICMTS 2002:PROCEEDINGS OF THE 2002 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, P235
  • [7] Field-configurable test structure array (FC-TSA): Enabling design for monitor, model, and manufacturability
    Doong, Kelvin Yih-Yuh
    Bordelon, Teffy James
    Hung, Lien-Jung
    Liao, Chien-Chih
    Lin, Sheng-Che
    Ho, Susan Pei-Shan
    Hsieh, Surmys
    Young, Konrad L.
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (02) : 169 - 179
  • [8] Drego N, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P281
  • [9] Ghani T, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P978
  • [10] Evaluation of transistor property variations within chips on 300-mm wafers using a new MOSFET array test structure
    Izumi, N
    Ozaki, H
    Nakagawa, Y
    Kasai, N
    Arikado, T
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2004, 17 (03) : 248 - 254