Statistical test compaction using binary decision trees

被引:42
作者
Biswas, Sounil [1 ]
Blanton, Ronald D. [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
来源
IEEE DESIGN & TEST OF COMPUTERS | 2006年 / 23卷 / 06期
关键词
D O I
10.1109/MDT.2006.154
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Because of the significant cost of explicitly testing an integrated, heterogeneous device for all its specifications, there is a need for a test methodology that minimizes test cost while maintaining product quality and limiting yield loss. The authors are developing a decision-tree-based statistical-learning methodology to compact the complete specification-based test set of an integrated device by eliminating redundant tests. A test is deemed redundant if its output can be reliably predicted using other tests that are not eliminated. To ensure the required accuracy for commercial devices, the authors employ a number of modeling and data-massaging techniques to reduce prediction error. Test compaction results produced for a commercial MEMS accelerometer are promising in that they indicate it is possible to eliminate an expensive mechanical test. © 2006 IEEE.
引用
收藏
页码:452 / 462
页数:11
相关论文
共 17 条
[1]   Specification test compaction for analog circuits and MEMS [J].
Biswas, S ;
Li, P ;
Blanton, RD ;
Pileggi, LT .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, :164-169
[2]   PREDICTIVE SUBSET TESTING - OPTIMIZING IC PARAMETRIC PERFORMANCE TESTING FOR QUALITY, COST, AND YIELD [J].
BROCKMAN, JB ;
DIRECTOR, SW .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1989, 2 (03) :104-113
[3]   ON THE COMPLEXITY OF TRAINING NEURAL NETWORKS WITH CONTINUOUS ACTIVATION FUNCTIONS [J].
DASGUPTA, B ;
SIEGELMANN, HT ;
SONTAG, E .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1995, 6 (06) :1490-1504
[4]   Artificial neural networks: A tutorial [J].
Jain, AK ;
Mao, JC ;
Mohiuddin, KM .
COMPUTER, 1996, 29 (03) :31-+
[5]  
MARTIN JK, 1995, 9527 U CAL DEP INF C
[6]  
Maudie T, 2003, INT TEST CONF P, P843, DOI 10.1109/TEST.2003.1271069
[7]   MINIMIZING PRODUCTION TEST TIME TO DETECT FAULTS IN ANALOG CIRCUITS [J].
MILOR, L ;
SANGIOVANNIVINCENTELLI, AL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (06) :796-813
[8]  
NATARAJAN V, 2006, P 24 IEEE VLSI TEST, P665
[9]   Top-down induction of decision trees classifiers - A survey [J].
Rokach, L ;
Maimon, O .
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART C-APPLICATIONS AND REVIEWS, 2005, 35 (04) :476-487
[10]  
SENTURIA SD, 2003, MICROSYSTEM DESIGN, P497