Partitioning-Based Reduction of Circuits with Mutual Inductances

被引:2
作者
Miettinen, Pekka [1 ]
Honkala, Mikko [1 ]
Roos, Janne [1 ]
Valtonen, Martti [1 ]
机构
[1] Aalto Univ, Sch Sci & Technol, Dept Radio Sci & Engn, POB 13000, FI-00076 Aalto, Finland
来源
SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING (SCEE 2010) | 2012年 / 16卷
关键词
MODEL;
D O I
10.1007/978-3-642-22453-9__42
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a novel model-order reduction (MOR) method to reduce the number of mutual inductances in conjunction with a recently proposed MOR algorithm, PartMOR. As the method produces passive mutual inductances as a reduction realization, it extends the existing RLC-in-RLC-out PartMOR to a RLCM-in-RLCM-out MOR method. The method is verified and compared to a well-known MOR method with test simulations and is shown to produce good reduction results in terms of CPU speed-up and generated error.
引用
收藏
页码:395 / 403
页数:9
相关论文
共 10 条
  • [1] DeCarlo R.A., 2001, LINEAR CIRCUIT ANAL
  • [2] SPRIM: Structure-preserving reduced-order interconnect macromodeling
    Freund, RW
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 80 - 87
  • [3] Liao HF, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P704, DOI 10.1109/ICCAD.1995.480207
  • [4] Lin T, 2002, DES AUT CON, P757, DOI 10.1109/DAC.2002.1012724
  • [5] Matsumoto Y., 2001, P ECCTD 2001, V2, P145
  • [6] Miettinen P., 2010, SCI COMPUTING ELECT, V14, P547
  • [7] PartMOR: Partitioning-Based Realizable Model-Order Reduction Method for RLC Circuits
    Miettinen, Pekka
    Honkala, Mikko
    Roos, Janne
    Valtonen, Martti
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (03) : 374 - 387
  • [8] PRIMA: Passive reduced-order interconnect macromodeling algorithm
    Odabasioglu, A
    Celik, M
    Pileggi, LT
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) : 645 - 654
  • [9] Qin ZH, 2003, DES AUT CON, P220
  • [10] RLCSYN: RLC equivalent circuit synthesis for structure-preserved reduced-order model of interconnect
    Yang, Fan
    Zeng, Xuan
    Su, Yangfeng
    Zhou, Dian
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2710 - +