High-performance energy-efficient D-flip-flop circuits

被引：53

作者：

Ko, UM ^{[1
]}

Balsara, PT

机构：

[1] Texas Instruments Inc, Dallas, TX 75266 USA

[2] Univ Texas, Dept Elect Engn, Richardson, TX 75083 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2000年 / 8卷 / 01期

关键词：

circuit optimization; D-flip-flop; energy efficient; high performance;

D O I：

10.1109/92.820765

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper investigates performance, power and energy efficiency of several CMOS master-slave D-flip-flops (DFF's). To improve performance and energy efficiency, a push-pull DFF and a push-pull isolation DFF are proposed, Among the five DFF's compared, the proposed push-pull isolation circuit is found to be the fastest with the best energy efficiency, Effects of using a double-pass-transistor logic (DPL) circuit and tri-state push-pull driver are also studied, Last, metastability characteristics of the five DFF's are also analyzed.

引用

页码：94 / 98

页数：5

共 50 条

[21] A novel CMOS power efficient and glitch free D-flip-flop for dual-modulus prescaler
Zhang, HY
El-Masry, EI
Proceedings of the Third IASTED International Conference on Circuits, Signals, and Systems, 2005, : 1 - 4
[22] A new dynamic D-flip-flop aiming at glitch and charge sharing free
Yang, SH
You, Y
Cho, KR
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (03) : 496 - 505
[23] Design and Characterization of Graphene Nano-Ribbon Based D-Flip-Flop
Kashani, Sayed Ali Seif
Alidash, Hossein Karimiyan
Miryala, Sandeep
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (06) : 580 - 591
[24] A High-Performance and Energy-Efficient FIR Adaptive Filter Using Approximate Distributed Arithmetic Circuits
Jiang, Honglan
Liu, Leibo
Jonker, Pieter P.
Elliott, Duncan G.
Lombardi, Fabrizio
Han, Jie
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 313 - 326
[25] High-speed single D-flip-flop pseudo-random bit sequence generator
Pavlovic, L
Vidmar, M
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2005, 35 (02): : 72 - 76
[26] An energy-efficient high-performance processor with reconfigurable data-paths using RSFQ circuits
Takagi, Naofumi
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2013, 484 : 213 - 216
[27] Comments on "High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits"
Etiemble, Daniel
IEEE ACCESS, 2020, 8 : 220015 - 220016
[28] D-flip-flop with a programmable delay with power consumption for implementation in smart sensors
Rutka, M.J.
Wolffenbuttel, R.F.
Sensors and Actuators, A: Physical, 1993, 37-38 (02) : 600 - 606
[29] Design Methodology for Variation Tolerant D-Flip-Flop Using Regression Analysis
Nishizawa, Shinichi
Onodera, Hidetoshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (12): : 2222 - 2230
[30] Design and Analysis of High-Performance and Low-Power Quaternary Latch, Quaternary D Flip-Flop and XY Flip-Flop
Shadwani, Mayank
Bansal, Urvashi
INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2022, 60 (12) : 1004 - 1015

← 1 2 3 4 5 →