High-performance energy-efficient D-flip-flop circuits

被引：53
作者：
Ko, UM [1 ]
Balsara, PT
机构：
[1] Texas Instruments Inc, Dallas, TX 75266 USA
[2] Univ Texas, Dept Elect Engn, Richardson, TX 75083 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2000年 / 8卷 / 01期
关键词：
circuit optimization; D-flip-flop; energy efficient; high performance;
D O I：
10.1109/92.820765
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper investigates performance, power and energy efficiency of several CMOS master-slave D-flip-flops (DFF's). To improve performance and energy efficiency, a push-pull DFF and a push-pull isolation DFF are proposed, Among the five DFF's compared, the proposed push-pull isolation circuit is found to be the fastest with the best energy efficiency, Effects of using a double-pass-transistor logic (DPL) circuit and tri-state push-pull driver are also studied, Last, metastability characteristics of the five DFF's are also analyzed.
引用
收藏
页码：94 / 98
页数：5
相关论文
共 50 条
  • [21] Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
    Olgun, Ataberk
    Bostanci, F. Nisa
    de Oliveira Junior, Geraldo Francisco
    Tugrul, Yahya Can
    Ul Bera, Rah
    Yaglikci, Abdullah Giray
    Hassan, Hasan
    Ergin, Oguz
    Mutlu, Onur
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2024, 21 (03)
  • [22] High-performance and energy-efficient 64-bit incrementer/decrementer using Multiple-Output Monotonic CMOS
    Balobas, Dimitrios
    Konofaos, Nikos
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 270 - 281
  • [23] High-performance and Energy-efficient Fault Tolerance Scheduling Algorithm Based on Improved TMR for Heterogeneous System
    Yu, Shigan
    Tang, Zhimin
    Ye, Xiaochun
    Zhang, Zhimin
    Fan, Dongrui
    Jiang, Zhiying
    2018 IEEE INT CONF ON PARALLEL & DISTRIBUTED PROCESSING WITH APPLICATIONS, UBIQUITOUS COMPUTING & COMMUNICATIONS, BIG DATA & CLOUD COMPUTING, SOCIAL COMPUTING & NETWORKING, SUSTAINABLE COMPUTING & COMMUNICATIONS, 2018, : 207 - 214
  • [24] Energy-efficient data retention in D flip-flops using STT-MTJ
    Monga, Kanika
    Chaturvedi, Nitin
    Gurunarayanan, S.
    CIRCUIT WORLD, 2020, 46 (04) : 229 - 241
  • [25] Design and Simulation of Novel D Flip-Flop Based Sequential Logic Circuits in QCA
    Lee, J. S.
    Jeon, J. C.
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 10102 - 10106
  • [26] An Area and Power Efficient design of Single Edge Triggered D-Flip Flop
    Sharma, Manoj
    Noor, Arti
    Tiwari, Shatish Chandra
    Singh, Kunwar
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 478 - +
  • [27] QCA D Flip-Flop with High Scalability Using Multilayer Structure
    You, Y. W.
    Jeon, J. C.
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 9841 - 9846
  • [28] A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications
    Pan, Dashan
    Ma, Chao
    Cheng, Lanqi
    Min, Hao
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (01) : 243 - 251
  • [29] Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design
    Alioto, Massimo
    Consoli, Elio
    Palumbo, Gaetano
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (06) : 1273 - 1286
  • [30] Deep Reinforcement Learning Enabled Self-Configurable Networks-on-Chip for High-Performance and Energy-Efficient Computing Systems
    Reza, Md Farhadur
    IEEE ACCESS, 2022, 10 : 65339 - 65354
12345