circuit optimization;
D-flip-flop;
energy efficient;
high performance;
D O I:
10.1109/92.820765
中图分类号:
TP3 [计算技术、计算机技术];
学科分类号:
0812 ;
摘要:
This paper investigates performance, power and energy efficiency of several CMOS master-slave D-flip-flops (DFF's). To improve performance and energy efficiency, a push-pull DFF and a push-pull isolation DFF are proposed, Among the five DFF's compared, the proposed push-pull isolation circuit is found to be the fastest with the best energy efficiency, Effects of using a double-pass-transistor logic (DPL) circuit and tri-state push-pull driver are also studied, Last, metastability characteristics of the five DFF's are also analyzed.
机构:
Instrument Engineering, Radio, and Microelectronics Engineering Center, Southern Federal University, TaganrogInstrument Engineering, Radio, and Microelectronics Engineering Center, Southern Federal University, Taganrog
Kulakova A.A.
Lukyanenko E.B.
论文数: 0引用数: 0
h-index: 0
机构:
Instrument Engineering, Radio, and Microelectronics Engineering Center, Southern Federal University, TaganrogInstrument Engineering, Radio, and Microelectronics Engineering Center, Southern Federal University, Taganrog