An efficient ball grid array router

被引：1
作者：
Song, XY [1 ]
Gao, SD
Chakravarthy, TP
机构：
[1] Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA
[2] IBM Microelect, Hopewell Jct, NY 12601 USA
来源：
INTERNATIONAL JOURNAL OF ELECTRONICS | 2002年 / 89卷 / 04期
关键词：
D O I：
10.1080/00207210210127005
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The increasing demand for larger pin counts demands a more space-efficient packaging method. Ball grid arrays (BGAs) promise more I/Os in less area. Routing for ball grid array packages becomes non-trivial when the number of I/Os increases. In this paper we present an efficient ball grid array package router. The overall time complexity of the routing system is proportional to the number of I/O pins. Experiments have demonstrated the effectiveness of our system.
引用
收藏
页码：317 / 324
页数：8
相关论文
共 9 条
[1]  
[Anonymous], P ASP DAC 95 CHDL 95
[2]  
DAYAN T, 1997, THESIS U CALIFORNIA
[3]  
Gao S., 1988, Proceedings of the Fourth Annual Symposium on Computational Geometry, P392, DOI 10.1145/73393.73433
[4]  
LEISERSON CE, 1995, P 17 ANN ACM S THEOR, P69
[5]  
MALEY FM, 1989, SINGLE LAYER WIRE RO
[6]  
Ying C., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P571, DOI 10.1109/92.250206
[7]  
YU M, 1995, CRL9549 U CAL
[8]  
YU MF, 1996, P INT C COMP AID DES, P668
[9]  
[No title captured]
1