Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers

被引:54
作者
Elkholy, Ahmed [1 ]
Talegaonkar, Mrunmay [1 ]
Anand, Tejasvi [1 ]
Hanumolu, Pavan Kumar [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
基金
美国国家科学基金会;
关键词
Clock multiplier; DCO; digital phase-locked loop (PLL); frequency multiplier; frequency tracking; impulse sensitivity function (ISF); injection locking; multiplying injection-locked oscillator (MILO); phase domain response (PDR); phase noise; PLLs; pulse; reference spur; rms jitter; sub-harmonic locking; sub-sampling (SS); PHASE-NOISE; SERIALIZING TRANSMITTER; LOCKING; PLL; OSCILLATOR; LOOP; DLL;
D O I
10.1109/JSSC.2015.2478449
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low-jitter, low-power LC-based injection-locked clock multiplier (ILCM) with a digital frequency-tracking loop (FTL) is presented. Based on a pulse gating technique, the proposed FTL continuously tunes the oscillator's free-running frequency to ensure robust operation across PVT variations. The FTL resolves the race condition existing in injection-locked PLLs by decoupling frequency tuning from the injection path, such that the phase-locking condition is only determined by the injection path. This paper also introduces an accurate theoretical large-signal analysis for phase domain response (PDR) of injection-locked oscillators (ILOs). The proposed PDR analysis captures the asymmetric nature of ILO's lock-in range, and the impact of frequency error on injection strength and phase noise performance. The proposed architecture and analysis are demonstrated by a prototype fabricated in 65 nm CMOS process with active area of 0.25 mm(2). The prototype ILCM generates output clock in the range of 6.75-8.25 GHz by multiplying the reference clock by 64. It achieves superior integrated jitter performance of 190 fs(rms), while consuming 2.25 mW power. This translates to an excellent figure-of-merit (FoM) of -251 dB, which is the best reported high-frequency clock multiplier.
引用
收藏
页码:3160 / 3174
页数:15
相关论文
共 33 条
[1]  
[Anonymous], 2013, P IEEE CUST INT CIRC
[2]   A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology [J].
Chang, Hong-Yeh ;
Yeh, Yen-Liang ;
Liu, Yu-Cheng ;
Li, Meng-Han ;
Chen, Kevin .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (03) :543-555
[3]  
Che-Fu Liang, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P90, DOI 10.1109/ISSCC.2011.5746232
[4]  
Chien JC, 2014, ISSCC DIG TECH PAP I, V57, P52, DOI 10.1109/ISSCC.2014.6757334
[5]  
Da Dalt N., 2006, 2006 IEEE INT SOL ST, P669
[6]   Modeling Oscillator Injection Locking Using the Phase Domain Response [J].
Dunwell, Dustin ;
Carusone, Anthony Chan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) :2823-2833
[7]   Dual-Channel Injection-Locked Quadrature LO Generation for a 4-GHz Instantaneous Bandwidth Receiver at 21-GHz Center Frequency [J].
Elbadry, Mohammad ;
Sadhu, Bodhisatwa ;
Qiu, Joe X. ;
Harjani, Ramesh .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (03) :1186-1199
[8]  
Elkholy A., 2015, IEEE INT SOL STAT CI, P1
[9]  
Elkholy A, 2014, ISSCC DIG TECH PAP I, V57, P272, DOI 10.1109/ISSCC.2014.6757431
[10]   Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops [J].
Elshazly, Amr ;
Inti, Rajesh ;
Young, Brian ;
Hanumolu, Pavan Kumar .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (06) :1416-1428