Trace factory - Generating workloads for trace-driven simulation of shared-bus multiprocessors

被引:11
|
作者
Giorgi, R [1 ]
Prete, CA [1 ]
Prina, G [1 ]
Ricciardi, L [1 ]
机构
[1] UNIV PISA,DEPT ELECT COMP & TELECOMMUN ENGN,I-56126 PISA,ITALY
来源
IEEE CONCURRENCY | 1997年 / 5卷 / 04期
关键词
D O I
10.1109/4434.641627
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A major concern with high-performance general-purpose workstations is to speed up the execution of commands, uniprocess applications, and multiprocess applications with coarse-to medium-grain parallelism, To that end, a simple extension of a uniprocessor machine such as a shared-bus, shared-memory architecture can be employed, Both kinds of machines generally use the same OS model, and die same application can execute on these machines without recoding. However, an intrinsic limitation of the shared-bus architecture is the low number of processors that can be connected to the shared bus. When this number exceeds a critical value, the system's global performance drops drastically because of bus saturation, When two or more processors store a copy of the same memory block in their respective caches and one of them performs a write operation on a location in that block, a set of bus actions is necessary to guarantee that every subsequent read operation by any processor can get the up-to-date value of the modified location. Typically, researchers use simulation to investigate how to improve the performance of such machines. In particular, trace-driven simulation offers a good trade-off between speed, accuracy, and flexibility. A key point of this methodology is to find traces that both represent typical operating conditions and include all information potentially needed fur an accurate simulation of the system, The authors have developed a methodology and a set of tools (called Trace Factory) to generate traces for the performance evaluation of shared-bus, shared-memory multiprocessor systems. Trace Factory is particularly useful for evaluating a multiprocessor architecture's performance related to different workloads and to most of the influencing activities of the operating system. The designer can evaluate and tune architectural solutions for coherence protocol, cache structure, bus, and memory.
引用
收藏
页码:54 / &
页数:16
相关论文
共 50 条
  • [1] A workload generation environment for trace-driven simulation of shared-bus multiprocessors
    Giorgi, R
    Prete, CA
    Prina, G
    Ricciardi, L
    THIRTIETH HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL 1: SOFTWARE TECHNOLOGY AND ARCHITECTURE, 1997, : 266 - 275
  • [2] A new trace-driven shared-memory multiprocessors machine simulator
    Department of Computer Science and Information Engineering, Asia University, 500, Liufeng Rd., Wufeng, Taichung, 41354, Taiwan
    Int J Comput Appl, 2007, 3 (239-244):
  • [3] A SIMULATION PACKAGE TO EVALUATE CACHE COHERENCE PROTOCOLS IN SHARED-BUS MULTIPROCESSORS
    CHRISTENSEN, RK
    ARCHIBALD, JK
    PROCEEDINGS OF THE 1989 SUMMER COMPUTER SIMULATION CONFERENCE, 1989, : 338 - 343
  • [4] Trace-driven memory simulation: A survey
    Uhlig, RA
    Mudge, TN
    PERFORMANCE EVALUATION: ORIGINS AND DIRECTIONS, 2000, 1769 : 97 - 139
  • [5] A Very Fast Trace-Driven Simulation Platform for Chip-Multiprocessors Architectural Explorations
    Elrabaa, Muhammad E. S.
    Hroub, Ayman
    Mudawar, Muhamed F.
    Al-Aghbari, Amran
    Al-Asli, Mohammed
    Khayyat, Ahmad
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (11) : 3033 - 3045
  • [6] Trace-driven memory simulation: A survey
    Uhlig, RA
    Mudge, TN
    ACM COMPUTING SURVEYS, 1997, 29 (02) : 128 - 170
  • [7] Trace-driven Simulation of Multithreaded Applications
    Rico, Alejandro
    Duran, Alejandro
    Cabarcas, Felipe
    Etsion, Yoav
    Ramirez, Alex
    Valero, Mateo
    IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2011), 2011, : 87 - 96
  • [8] Bus-based COMA - Reducing traffic in shared-bus multiprocessors
    Landin, A
    Dahlgren, F
    SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 95 - 105
  • [9] Operating system impact on trace-driven simulation
    Casmira, J
    Fraser, J
    Kaeli, D
    Meleis, W
    31ST ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1998, : 76 - 82
  • [10] TECHNIQUES FOR THE TRACE-DRIVEN SIMULATION OF CACHE PERFORMANCE
    EGGERS, SJ
    LAZOWSKA, ED
    LIN, YB
    1989 WINTER SIMULATION CONFERENCE PROCEEDINGS, 1989, : 1042 - 1046