A Compact TF-Based LC-VCO with Ultra-Low-Power Operation and Supply Pushing Reduction for IoT Applications

被引:1
作者
Sun, Zheng [1 ]
Xu, Dingxin [1 ]
Huang, Hongye [1 ]
Li, Zheng [1 ]
Liu, Hanli [1 ]
Liu, Bangan [1 ]
Pang, Jian [1 ]
Someya, Teruki [1 ]
Shirane, Atsushi [1 ]
Okada, Kenichi [1 ]
机构
[1] Tokyo Inst Technol, Dept Phys Elect, Tokyo 1528552, Japan
关键词
on-chip; transformer; PGS; ultra-low-powet; LC-VCO; supply pushing; K-VDD; phase-noise; FoM; area; IoT; NOISE UP-CONVERSION; VOLTAGE;
D O I
10.1587/transele.2019CTP0005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a miniaturized transformer-based ultra-low-power (ULP) LC-VCO with embedded supply pushing reduction techniques for IoT applications in 65-nm CMOS process. To reduce the on-chip area, a compact transformer patterned ground shield (PGS) is implemented. The transistors with switchable capacitor banks and associated components are placed underneath the transformer, which further shrinking the on-chip area. To lower the power consumption of VCO, a gm-stacked LC-VCO using the transformer embedded with PGS is proposed. The transformer is designed to provide large inductance to obtain a robust start-up within limited power consumption. Avoiding implementing an off/on-chip Low-dropout regulator (LDO) which requires additional voltage headroom, a low-power supply pushing reduction feedback loop is integrated to mitigate the current variation and thus the oscillation amplitude and frequency can be stabilized. The proposed ULP TF-based LC-VCO achieves phase noise of -114.8 dBc/Hz at 1 MHz frequency offset and 16 kHz flicker corner with a 103 mu W power consumption at 2.6 GHz oscillation frequency, which corresponds to a -193 dBc/Hz VCO figure-of-merit (FoM) and only occupies 0.12 mm(2) on-chip area. The supply pushing is reduced to 2 MHz/V resulting in a -50 dBc spur, while 5 MHz sinusoidal ripples with 50 mV(PP) are added on the DC supply.
引用
收藏
页码:505 / 513
页数:9
相关论文
共 24 条
[1]  
Akhtar Siraj, 2009, Proceedings 2009 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2009), P513, DOI 10.1109/RFIC.2009.5135592
[2]   A Class-F CMOS Oscillator [J].
Babaie, Masoud ;
Staszewski, Robert Bogdan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) :3120-3133
[3]   Transformer-based dual-mode voltage-controlled oscillators [J].
Bevilacqua, Andrea ;
Pavan, Federico P. ;
Sandner, Christoph ;
Gerosa, Andrea ;
Neviani, Andrea .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (04) :293-297
[4]  
BluetoothR, BLUET COR SPEC VERS
[5]   Flicker Noise Up-Conversion due to Harmonic Distortion in Van der Pol CMOS Oscillators [J].
Bonfanti, Andrea ;
Pepe, Federico ;
Samori, Carlo ;
Lacaita, Andrea L. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (07) :1418-1430
[6]   A Supply Pushing Reduction Technique for LC Oscillators Based on Ripple Replication and Cancellation [J].
Chen, Yue ;
Liu, Yao-Hong ;
Zong, Zhirui ;
Dijkhuis, Johan ;
Dolmans, Guido ;
Staszewski, Robert Bogdan ;
Babaie, Masoud .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) :240-252
[7]   A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector [J].
Choi, Seojin ;
Yoo, Seyeon ;
Lim, Younghyun ;
Choi, Jaehyouk .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (08) :1878-1889
[8]   Design issues in CMOS differential LC oscillators [J].
Hajimiri, A ;
Lee, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :717-724
[9]   A general theory of phase noise in electrical oscillators [J].
Hajimiri, A ;
Lee, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (02) :179-194
[10]  
Kim D, 2017, SYMP VLSI CIRCUITS, pC180, DOI 10.23919/VLSIC.2017.8008473