A Reconfigurable Platform for Multi-Service Edge Routers

被引:0
作者
Kachris, Christoforos [1 ]
Vassiliadis, Stamatis [1 ]
机构
[1] Delft Univ Technol, Dept Comp Engn, NL-2600 AA Delft, Netherlands
来源
SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN | 2007年
关键词
Reconfigurable logic; FPGA; Edge routers;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A main feature of current FPGAs is that they can be dynamically reconfigured to meet the network traffic requirements. In this paper we present a case study for a multi-service edge router in which the number of processors and co-processors is dynamically reconfigured to meet the network traffic workload. The system targets the Xilinx Virtex4 FPGA platform and uses the MicroBlaze soft processors for header processing and hardware acceleration units for payload processing. Furthermore, two schemes are compared for the reconfiguration of the system. The first one has fast response time but is prone to network burst traffic while the second one has slower response time but is more robust to burst traffic. The performance evaluation shows that the reconfigurable platform can achieve up to 1.5x speedup compared to a static system.
引用
收藏
页码:165 / 170
页数:6
相关论文
共 14 条
  • [1] FOAG J, 2004, P ADV NETW COMM HARD
  • [2] HADZIC I, 1998, P IEEE GLOB COMM C G
  • [3] LI Z, 2002, P 10 ACM INT S FPGAS
  • [4] LOCKWOOD J, 2001, P INT S FIELD PROGR
  • [5] MAESTRE R, 2001, IEEE T VERY LARGE SC, V9
  • [6] *OPENCORES, BAS DES CRYPT COR
  • [7] PAPADEMETRIOU K, 2006, P IEEE S FIELD PROGR
  • [8] PAPADEMETRIOU K, 2006, P IEEE INT C FIELD P
  • [9] RAGHUNATH A, 2005, P ACM 1 S ARCH NETW
  • [10] A reconfiguration manager for dynamically reconfigurable hardware
    Resano, J
    Mozos, D
    Verkest, D
    Catthoor, F
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05): : 452 - 460