Hot-Carrier Degradation in Low-Temperature Polycrystalline Silicon n-Channel Lightly Doped Drain Thin-Film Transistors

被引:6
作者
Hirata, Seishiro [1 ]
Yamagata, Masahiro [1 ]
Satoh, Toshifumi [1 ]
Tango, Hiroyuki [1 ]
机构
[1] Tokyo Polytech Univ, Dept Image Engn, Kanagawa 2430297, Japan
关键词
ELECTRIC-FIELD; LDD NMOSFETS; TFTS; MOSFETS; RELIABILITY; SIMULATION; JUNCTION; MODEL;
D O I
10.1143/JJAP.48.011207
中图分类号
O59 [应用物理学];
学科分类号
摘要
The hot-carrier degradation mechanism in low-temperature polycrystalline silicon (poly-Si) n-channel lightly doped drain (LDD) thin-film transistors (TFTs) is investigated. The degradation is characterized by transconductance degradation (Delta G(m)) at low drain voltage (V(d)) and decreases in substrate current (I(sub)) and kink current at high V(d). It is assumed that the trapped negative charges (acceptor-type trap states) in the gate edge region, mostly outside and partly inside the gate, contribute to hot-carrier degradation after stress under current saturation bias. The degradation presumably first occurs outside the gate in the LDD region and, with increasing stress time, the electron-trapped region expands toward the channel under the gate owing to the saturation of electrons in the trap states. At high-V(d) bias, a decrease in the lateral electric field in the gate-edge region due to the presence of negative charges reduces I(sub) and the drain current I(d), thereby reducing the kink current. At low-V(d) bias, the current flow near the upper interface in the gate-edge region decreases after the stress owing to the generated negative charges. The negative charges lead to the decrease in I(d) in the deep-gate voltage V(g) region in V(g)-I(d) characteristics. (c) 2009 The Japan Society of Applied Physics
引用
收藏
页数:6
相关论文
共 27 条
[1]   Analysis of drain field and hot carrier stability of poly-Si thin film transistors [J].
Ayres, JR ;
Brotherton, SD ;
McCulloch, DJ ;
Trainor, MJ .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (4A) :1801-1808
[2]   HOT-ELECTRON DEGRADATION OF N-CHANNEL POLYSILICON MOSFETS [J].
BANERJEE, S ;
SUNDARESAN, R ;
SHICHIJO, H ;
MALHI, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (02) :152-157
[3]   Performance and reliability aspects of FOND: A new deep submicron CMOS device concept [J].
Bellens, R ;
VandenBosch, G ;
Habas, P ;
Mieville, JP ;
Badenes, G ;
Clerix, A ;
Groeseneken, G ;
Deferm, L ;
Maes, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) :1407-1415
[4]   Analysis of electrical characteristics of gate overlapped lightly doped drain (GOLDD) polysilicon thin-film transistors with different LDD doping concentration [J].
Bonfiglietti, A ;
Cuscunà, M ;
Valletta, A ;
Mariucci, L ;
Pecora, A ;
Fortunato, G ;
Brotherton, SD ;
Ayres, JR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) :2425-2433
[5]  
CHAN VH, 1995, IEEE T ELECTRON DEV, V42, P957
[6]  
ENDO T, 2001, P IDW, P435
[7]   Hot-carrier phenomena in high temperature processed undoped-hydrogenated n-channel polysilicon thin film transistors (TFTs) [J].
Farmakis, FV ;
Dimitriadis, CA ;
Brini, J ;
Kamarinos, G ;
Gueorguiev, VK ;
Ivanov, TE .
SOLID-STATE ELECTRONICS, 1999, 43 (07) :1259-1266
[8]   Numerical simulation of parasitic resistance effects in polycrystalline silicon TFTs [J].
Gaucci, P ;
Valletta, A ;
Mariucci, L ;
Fortunato, G ;
Brotherton, SD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (03) :573-577
[9]   PHYSICAL MODELS FOR DEGRADATION EFFECTS IN POLYSILICON THIN-FILM TRANSISTORS [J].
HACK, M ;
LEWIS, AG ;
WU, IW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (05) :890-897
[10]  
HIRATA S, 2007, AM FPD, P179