Impact of a Pocket Doping on the Device Performance of a Schottky Tunneling Field-Effect Transistor

被引:54
作者
Guin, Shilpi [1 ]
Chattopadhyay, Avik [1 ]
Karmakar, Anupam [1 ]
Mallik, Abhijit [1 ]
机构
[1] Univ Calcutta, Dept Elect Sci, Kolkata 700009, India
关键词
Drain-induced barrier lowering (DIBL); I-ON/I-OFF ratio; OFF-state current I-OFF; ON-state current I-ON; Schottky-barrier tunneling FET (SB-TFET); subthreshold swing (SS); BARRIER MOSFETS; SOI MOSFET; SOURCE/DRAIN; CHANNEL; DESIGN;
D O I
10.1109/TED.2014.2325068
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is known that a pocket at the drain end of a Schottky barrier tunneling FET (SB-TFET) helps to improve the device performance in terms of greatly suppressed ambipolar current and reduced drain-induced barrier lowering (DIBL). A detailed investigation, with the help of a numerical device simulator, of the impact of using such a pocket either at the source end or at both the source and the drain ends of an SB-TFET is reported for the first time in this paper. The performance of the above-mentioned two devices is compared with a device having a pocket at the drain end and a conventional MOSFET. Optimization of the barrier height and the pocket parameters is made before performance comparison. It is observed that a pocket at the drain end helps suppress the ambipolar current and reduce both the subthreshold swing and the DIBL. On the other hand, a pocket at the source end helps to improve the ON-state current ION. Using a pocket at both the source and the drain ends results in overall improvement of the device performance. The effects of scaling on such device performance parameters are also reported.
引用
收藏
页码:2515 / 2522
页数:8
相关论文
共 22 条
[1]   Band-to-band tunneling in carbon nanotube field-effect transistors [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 93 (19) :196805-1
[2]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745
[3]   Two-dimensional numerical simulation of Schottky barrier MOSFET with channel length to 10 nm [J].
Huang, CK ;
Zhang, WE ;
Yang, CH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) :842-848
[4]   Si Tunnel Transistors with a Novel Silicided Source and 46mV/dec Swing [J].
Jeon, Kanghoon ;
Loh, Wei-Yip ;
Patel, Pratik ;
Kang, Chang Yong ;
Oh, Jungwoo ;
Bowonder, Anupama ;
Park, Chanro ;
Park, C. S. ;
Smith, Casey ;
Majhi, Prashant ;
Tseng, Hsing-Huang ;
Jammy, Raj ;
Liu, Tsu-Jae King ;
Hu, Chenming .
2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, :121-+
[5]   Asymmetric Schottky Tunneling Source SOI MOSFET Design for Mixed-Mode Applications [J].
Jhaveri, Ritesh ;
Nagavarapu, Venkatagirish ;
Woo, Jason C. S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) :93-99
[6]  
Kim SH, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P178
[7]   On the performance of single-gated ultrathin-body SOI Schottky-barrier MOSFETs [J].
Knoch, Joachim ;
Zhang, Min ;
Mantl, Siegfried ;
Appenzeller, J. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (07) :1669-1674
[8]   Ambipolar Schottky barrier silicon-on-insulator metal-oxide-semiconductor transistors [J].
Lin, HC ;
Wang, MF ;
Lu, CY ;
Huang, TY .
SOLID-STATE ELECTRONICS, 2003, 47 (02) :247-251
[9]   Impact of a Spacer-Drain Overlap on the Characteristics of a Silicon Tunnel Field-Effect Transistor Based on Vertical Tunneling [J].
Mallik, Abhijit ;
Chattopadhyay, Avik ;
Guin, Shilpi ;
Karmakar, Anupam .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) :935-943
[10]  
Mayer F, 2008, INT EL DEVICES MEET, P163