Hybrid Lithography for Triple Patterning Decomposition and E-Beam Lithography

被引:7
作者
Tian, Haitong [1 ,2 ]
Zhang, Hongbo
Xiao, Zigang [1 ,2 ]
Wong, Martin D. F. [1 ,2 ]
机构
[1] Univ Illinois, Urbana, IL 61801 USA
[2] Synophys Inc, Urbana, IL USA
来源
OPTICAL MICROLITHOGRAPHY XXVII | 2014年 / 9052卷
基金
美国国家科学基金会;
关键词
Triple Patterning Lithography; E-Beam; Hybrid Lithography;
D O I
10.1117/12.2046499
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As we advances into 14/10nm technology node, single patterning technology is far from enough to fabricate the features with shrinking feature size. According to International Technology Roadmap for Semiconductors in 2011,(1) double patterning lithography is already available for massive productions in industry for sub-32nm half pitch technology node. For 14/10nm technology node, double patterning begins to show its limitations as it uses too many stitches to resolve the native coloring conflicts. Stitches will increase the manufacturing cost, lead to potential functional errors of the chip, and cause the yield lost. Triple patterning lithography and E-Beam lithography are two emerging techniques to beat the diffraction limit for current optical lithography system. In this paper, we investigate combining the merits of triple patterning lithography and E-Beam lithography for standard cell based designs. We devise an approach to compute a stitch free decomposition with the optimal number of E-Beam shots for row structure layout. The approach is expected to highlight the necessity and advantages of using hybrid lithography for advanced technology node.
引用
收藏
页数:7
相关论文
共 22 条
[11]  
Nam J., 2013, SPIE ADV LITHOGRAPHY
[12]  
Schmid G., 2013, SPIE ADV LITHOGRAPHY
[13]   Hybrid lithography: The marriage between optical and e-beam lithography. A method to study process integration and device performance for advanced device nodes [J].
Steen, Steven ;
McNab, Sharee J. ;
Sekaric, Lidija ;
Babich, Inna ;
Patel, Jyotica ;
Bucchignano, Jim ;
Rooks, Michael ;
Fried, David M. ;
Topol, Anna W. ;
Brancaccio, Jim R. ;
Yu, Roy ;
Hergenrother, John M. ;
Doyle, James P. ;
Nunes, Ron ;
Viswanathan, Raman G. ;
Purushothaman, Sampath ;
Rothwell, Mary Beth .
MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) :754-761
[14]  
Tian H., 2013, SPIE ADV LITHOGRAPHY
[15]  
Tian H., 2013, P SPIE
[16]  
Tian HT, 2012, ICCAD-IEEE ACM INT, P57
[17]  
Tian H, 2013, IEEE C ELEC DEVICES
[18]  
Yu B., 2011, IEEE ACM INT C COMP
[19]   E-Beam Lithography Stencil Planning and Optimization with Overlapped Characters [J].
Yuan, Kun ;
Yu, Bei ;
Pan, David Z. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (02) :167-179
[20]  
Zhang H., 2012, P ASP DAC