Electrical properties of self-aligned gate-all-around polycrystalline silicon nanowires field-effect transistors

被引：12

作者：

Le Borgne, Brice ^{[1
]}

Salauen, Anne-Claire ^{[1
]}

Pichon, Laurent ^{[1
]}

机构：

[1] Univ Rennes 1, Microelect & Microsensors Dept, Rennes, France

来源：

MICROELECTRONIC ENGINEERING | 2016年 / 150卷

关键词：

Gate-all-around; MOSFET; Polycrystalline silicon; Si-nanowires; CMOS technology; THIN-FILM TRANSISTORS; PERFORMANCE; FABRICATION; MOSFET; RESISTORS; DENSITY; GROWTH; DEVICE;

D O I：

10.1016/j.mee.2015.11.001

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Low temperature (<= 600 degrees C) polycrystalline silicon nanowires field-effect transistors have been developed following a top-down approach and classical photolithography techniques. N channel transistors have been tested with a single top-gate, bottom-gate and gate-all-around architecture in order to compare their electrical performances in relation to the interface state density. Analysis shows that surrounding gate enables control of parameters such as on-current, subthreshold slope and threshold voltage and offer potential further applications. (C) 2015 Elsevier B.V. All rights reserved.

引用

页码：32 / 38

页数：7

共 50 条

[41] Study on Degradation Mechanisms of Thermal Conductivity for Confined Nanochannel in Gate-All-Around Silicon Nanowire Field-Effect Transistors
Lai, Junhua
Su, Yali
Bu, Jianhui
Li, Binhong
Li, Bo
Zhang, Guohe
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 4060 - 4066
[42] Electrostatic Discharge (ESD) Protection Challenges of Gate-All-Around Nanowire Field-Effect Transistors
Liu, W.
Liou, J. J.
Singh, N.
Lo, G. Q.
Chung, J.
Jeong, Y. H.
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 55 - 60
[43] Extracting Mobility Degradation and Total Series Resistance of Cylindrical Gate-All-Around Silicon Nanowire Field-Effect Transistors
Choi, Luryi
Hong, Byoung Hak
Jung, Young Chai
Cho, Keun Hwi
Yeo, Kyoung Hwan
Kim, Dong-Won
Jin, Gyo Young
Oh, Kyung Seok
Lee, Won-Seong
Song, Sang-Hun
Rieh, Jae Sung
Whang, Dong Mok
Hwang, Sung Woo
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) : 665 - 667
[44] Peculiarities of the SCLC Effect in Gate-All-Around Silicon Nanowire Field-Effect Transistor Biosensors
Zhang, Yongqiang
Boichuk, Nazarii
Pustovyi, Denys
Chekubasheva, Valeriia
Long, Hanlin
Petrychuk, Mykhailo
Vitusevich, Svetlana
ADVANCED ELECTRONIC MATERIALS, 2024, 10 (07)
[45] Cross-sectional shape effects of gate-all-around nanowire field-effect transistors
Wang, Hao
Chang, Sheng
He, Jin
Huang, Qijun
Wang, Gaofeng
Journal of Computational and Theoretical Nanoscience, 2015, 12 (12) : 5171 - 5178
[46] METAL-NITRIDE-OXIDE-SILICON FIELD-EFFECT TRANSISTORS WITH SELF-ALIGNED GATES
SARACE, JC
KERWIN, RE
KLEIN, DL
EDWARDS, R
SOLID-STATE ELECTRONICS, 1968, 11 (07) : 653 - +
[47] Comprehensive Electrothermal Characterization Analysis for Scaled Nanochannels in Gate-All-Around Field-Effect Transistors
Wang, Ziping
Li, Fei
Sun, Yabin
Shi, Yanling
Li, Xiaoji
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2025, 38 (01)
[48] A Study on the Performance of Gate-All-Around Heterojunction Tunnel Field-Effect Transistors Based on Polarization Effect
Guan, Yunhe
Dou, Zhen
Lu, Jiachen
Sun, Weihan
Wang, Shaoqing
Liu, Xiangtai
Chen, Haifeng
ACS APPLIED ELECTRONIC MATERIALS, 2024, 6 (06) : 4635 - 4642
[49] Realization of Vertical Ge nanowires for Gate-All-Around transistors
Liu, M.
Mertens, K.
Glass, S.
Mantl, S.
Buca, D.
Zhao, Q. T.
Trellenkamp, S.
2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 209 - 212
[50] ANISOTYPE-GATE SELF-ALIGNED P-CHANNEL HETEROSTRUCTURE FIELD-EFFECT TRANSISTORS
ABROKWAH, JK
HUANG, JH
OOMS, WJ
HALLMARK, JA
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (02) : 278 - 284

← 1 2 3 4 5 →