Generic model implementation of deep neural network activation functions using GWO-optimized SCPWL model on FPGA

被引:13
作者
Al-Rikabi, Hussein M. H. [1 ]
Al-Ja'afari, Mohannad A. M. [2 ]
Ali, Ameer H. [2 ]
Abdulwahed, Saif H. [2 ]
机构
[1] Univ Kufa, Fac Engn, Dept Elect & Commun Engn, Najaf, Iraq
[2] Al Furat Al Awsat Tech Univ, Najaf Tech Inst, Najaf, Iraq
关键词
Deep neural network; FPGA; Activation function; SCPWL model; Optimization; HARDWARE IMPLEMENTATION;
D O I
10.1016/j.micpro.2020.103141
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The implementation of non-linear Activation Functions (AFs) within the Artificial Neural Network (ANN) on the Field Programmable Gate Array (FPGA) is substantial due to the various applications it performs. Accuracy, speed and complexity are the most crucial factors considered in this implementation. Building non-linear AFs in a reconfigurable ANN requires either sequential operations and/or additional complexity. In this paper, a generic model for three types of non-linear AFs (Logistic sigmoid (LogSig), Tan sigmoid (TanSig) and Radial Basis Function (RBF)) has been designed based on Simplicial Canonical Piecewise Linear (SCPWL) model that is optimized using Grey Wolf Optimizer (GWO(Algorithm. The designed model has been achieved by nine segments of the SCPWL model. The input of the AFs is ranging from (-8 to 8). Matlab has been deployed to design, optimize, simulate and validate this model. The maximum errors were 5.2e-3, 15.4e-3 and 7e-3 for LogSig, TanSig and RBF respectively. And, the Mean Square Error (MSE) were 1.81e-6, 1.22e-5 and 1.42e-5 for LogSig, TanSig and RBF respectively. The Matlab/HDL Coder has been used to generate the VHDL codes. The Xilinx Arty A7 (Xc7a35ticsg324-1L) FPGA kit is used to validate the designed model on Vivado Design Suite software. It has been noticed that it takes 581 Look-Up Tables (LUTs), nine DSP slices and a delay of (35.346 ns) to implement the nine SCPWL segments for any linear and non-linear AF. For validation, a complete ANN has been built with three hidden layers, each layer contain with one of the proposed AF models. (c) 2020 Elsevier B.V. All rights reserved.
引用
收藏
页数:9
相关论文
共 32 条
[1]   Implementation of Single Artificial Neuron Using various Activation Functions and XOR Gate on FPGA chip [J].
Abrol, Sahil ;
Mahajan, Rita .
2015 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATION ENGINEERING ICACCE 2015, 2015, :118-123
[2]  
Al-Ja'afari M., 2018, J ENG, V24, P29, DOI [10.31026/j.eng.2018.06.03, DOI 10.31026/J.ENG.2018.06.03]
[3]  
Al-Rikabi Hussein M. H., 2018, International Journal of Energy and Environment (IJEE), V9, P353
[4]  
Alrawashdeh K, 2017, PROC NAECON IEEE NAT, P57, DOI 10.1109/NAECON.2017.8268745
[5]   Piecewise linear approximation applied to nonlinear function of a neural network [J].
Amin, H ;
Curtis, KM ;
Hayes-Gill, BR .
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (06) :313-317
[6]  
[Anonymous], 2012, SCI WORLD J, DOI DOI 10.5402/2012/324194
[7]  
[Anonymous], 2017, ARXIV170608098
[8]   Automatic general-purpose neural hardware generator [J].
Baptista, Fabio D. ;
Morgado-Dias, Fernando .
NEURAL COMPUTING & APPLICATIONS, 2017, 28 (01) :25-36
[9]  
Baraha S, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), P1038, DOI 10.1109/WiSPNET.2017.8299920
[10]   Adaptive Piecewise Linear Predistorters for Nonlinear Power Amplifiers With Memory [J].
Cheong, Mei Yen ;
Werner, Stefan ;
Bruno, Marcelo J. ;
Figueroa, Jose L. ;
Cousseau, Juan E. ;
Wichman, Risto .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (07) :1519-1532