An extended transition energy cost model for buses in deep submicron technologies

被引:0
作者
Caputa, P [1 ]
Fredriksson, H [1 ]
Hansson, M [1 ]
Andersson, S [1 ]
Alvandpour, A [1 ]
Svensson, C [1 ]
机构
[1] Linkoping Univ, Dept EE, SE-58183 Linkoping, Sweden
来源
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2004年 / 3254卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present and carefully analyze a transition energy cost model aimed for efficient power estimation of performance critical deep submicron buses. We derive an accurate transition energy cost matrix, scalable to buses of arbitrary bit width, which includes properties that closer capture effects present in high-performance VLSI buses. The proposed energy model is verified against Spectre simulations of an implementable bus, including drivers. The average discrepancy between results from Spectre and the suggested model is limited to 4.5% when fringing effects of edge wires is neglected. The proposed energy model can account for effects that limit potential energy savings from bus transition coding.
引用
收藏
页码:849 / 858
页数:10
相关论文
共 11 条
[1]  
[Anonymous], THESIS MIT
[2]  
CHANDRA G, 2002, P IEEE 2002 INT INT, P154
[3]   DATA-DEPENDENT LOGIC SWING INTERNAL BUS ARCHITECTURE FOR ULTRALOW-POWER LSIS [J].
HIRAKI, M ;
KOJIMA, H ;
AKAZAWA, T ;
HATANO, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) :397-402
[4]  
Kapur P, 2002, DES AUT CON, P461, DOI 10.1109/DAC.2002.1012669
[5]   POWER-CONSUMPTION ESTIMATION IN CMOS VLSI CHIPS [J].
LIU, D ;
SVENSSON, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) :663-670
[6]  
MACII E, 2003, P 13 ACM GREAT LAK S, P198
[7]  
Rabaey J., DIGITAL INTEGRATED C
[8]  
SAKURAI T, 2001, P AS S PAC DES AUT C, P293
[9]   Bus energy reduction by transition pattern coding using a detailed deep sub-micrometer bus model [J].
Sotiriadis, PP ;
Chandrakasah, AP .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (10) :1280-1295
[10]   A bus energy model for deep submicron technology [J].
Sotiriadis, PP ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) :341-350