kNN-STUFF: kNN STreaming Unit for Fpgas

被引:28
作者
Vieira, Joao [1 ]
Duarte, Rui P. [1 ]
Neto, Horacio C. [1 ]
机构
[1] Univ Lisbon, Inst Super Tecn, INESC ID, P-1000029 Lisbon, Portugal
关键词
FPGA; SoC; kNN; Parallel architectures; real-time classification; IoT;
D O I
10.1109/ACCESS.2019.2955864
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents kNN STreaming Unit For Fpgas (kNN-STUFF), a modular, scalable and efficient Hardware/Software implementation of k-Nearest Neighbors (kNN) classifier targeting System on Chip (SoC) devices. It takes advantage of custom accelerators, implemented on the reconfigurable fabric of the SoC device, to perform most of the classifier's workload, whereas the processor coordinates the accelerators and runs the remaining workload of the kNN algorithm. kNN-STUFF offers a highly flexible framework, where the designer has the possibility to define the number of parallel instances of the classifier and the parallelism within each instance. This capability allows creating the most suitable implementation for a target device of any size. Results show that kNN-STUFF, with 24 accelerators, attains performance improvements up to 67.4x, when compared to an optimized (-O3) software-only implementation of the kNN running on a single core of the ARM Cortex-A9 CPU. Furthermore, its energy efficiency improvements are as high as 50.6x.
引用
收藏
页码:170864 / 170877
页数:14
相关论文
共 24 条
[1]   Compute Caches [J].
Aga, Shaizeen ;
Jeloka, Supreet ;
Subramaniyan, Arun ;
Narayanasamy, Satish ;
Blaauw, David ;
Das, Reetuparna .
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, :481-492
[2]  
Al-Zoubi A., 2018, P MOCAST, P1
[3]  
Canento F., 2012, P 6 INT C HLTH INF, P1
[4]  
Dua D., 2017, UCI Machine Learning Repository
[5]   The distance function effect on k-nearest neighbor classification for medical datasets [J].
Hu, Li-Yu ;
Huang, Min-Wei ;
Ke, Shih-Wen ;
Tsai, Chih-Fong .
SPRINGERPLUS, 2016, 5
[6]  
Hussain H., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P627, DOI 10.1109/FPL.2012.6339251
[7]  
Hussain H. M., 2012, Proceedings of the 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2012), P205, DOI 10.1109/AHS.2012.6268651
[8]  
Hussain HM, 2015, IEEE ENG MED BIO, P7667, DOI 10.1109/EMBC.2015.7320168
[9]  
Kehtarnavaz N., 2018, SYNTHESIS LECTURES O, VSecond
[10]  
Kung S. Y., 1988, VLSI ARRAY PROCESSOR, V685