Design and Performance of a Cyclic Fault-Tolerant Semiconductor Optical Amplifier Switch Matrix

被引:4
|
作者
Lin, Xiao [1 ]
Sun, Weiqiang [1 ]
Hu, Weisheng [1 ,2 ]
机构
[1] Shanghai Jiao Tong Univ, State Key Lab Adv Opt Commun Syst & Networks, Shanghai 200240, Peoples R China
[2] Liaocheng Univ, Key Lab Opt Commun Sci & Technol, Liaocheng 252000, Shandong, Peoples R China
关键词
Fault tolerance; Optical interconnections; Optical switches; Semiconductor optical amplifiers; POLARIZATION-DEPENDENT GAIN; SOA GATE-SWITCH; OSNR OPTIMIZATION; PACKET; EQUALIZER; SYSTEMS;
D O I
10.1364/JOCN.6.000858
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a cyclic fault-tolerant structure for a semiconductor optical amplifier (SOA) switch matrix in a tree arrangement by connecting the inputs of the switch matrix into a ring with additional SOAs. Upon component failures, the affected requests are rerouted through their neighboring inputs toward the desired outputs. By making use of the existing components while rerouting, the proposed structure achieves an excellent trade-off between the number of additional components, hence size and cost, and fault tolerance. Numerical simulations show that under 210 randomly distributed SOA failures in a 32 x 32 switch matrix, the proposed structure is still able to provide more than 99% connectivity between all input output port pairs. We also show through simulations that the proposed structure could potentially scale up to large port counts by limiting the length of the rerouted paths. And its fault-tolerance capability improves as the size of the switch matrix increases. Experiments are conducted to verify the feasibility of the proposed structure. Our research provides clues to improve the fault tolerance of some kinds of switch matrices, where rerouting within the switch matrix itself is not possible, such as single-stage matrices.
引用
收藏
页码:858 / 868
页数:11
相关论文
共 50 条
  • [11] Performance Analysis of Semiconductor Optical Amplifier As a Gate Switch
    Imran, Muhammad
    Collier, Martin
    Landais, Pascal
    INTERNATIONAL CONFERENCE ON KEY ENABLING TECHNOLOGIES (KEYTECH 2019), 2019, 2146
  • [12] ON FAULT-TOLERANT MATRIX DECOMPOSITION
    FITZPATRICK, P
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (03): : 293 - 303
  • [13] Fault-tolerant design of computer cyclic check and control system
    Hu Shaolin
    Karl, Meinke
    Rushan, Chen
    PROCEEDINGS OF THE 26TH CHINESE CONTROL CONFERENCE, VOL 5, 2007, : 426 - +
  • [14] Design of fault-tolerant on-board networks with variable switch sizes
    Delmas, O.
    Havet, F.
    Montassier, M.
    Perennes, S.
    THEORETICAL COMPUTER SCIENCE, 2015, 562 : 75 - 89
  • [15] Performance analysis of a fault-tolerant B-tree ATM switch
    Plate, C
    Tan, J
    21ST IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 1996, : 295 - 304
  • [16] Design of one kind of high reliable semiconductor fault-tolerant memory
    Wang, Ding
    Zhu, Yujuan
    Cheng, He
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering & Electronics, 1998, 20 (03): : 77 - 81
  • [17] 64K RAM - FAULT-TOLERANT SEMICONDUCTOR MEMORY DESIGN
    HUBER, WR
    BELL LABORATORIES RECORD, 1979, 57 (07): : 199 - 204
  • [18] A Fault-Tolerant Middleware Switch for Space Applications
    Montenegro, Sergio
    Haririan, Ebrahim
    SMC-IT 2009: THIRD IEEE INTERNATIONAL CONFERENCE ON SPACE MISSION CHALLENGES FOR INFORMATION TECHNOLOGY, PROCEEDINGS, 2009, : 333 - 340
  • [19] Survivability analysis of a fault-tolerant ATM switch
    Guizani, M
    Chaudhry, GM
    Akram, A
    10TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1997, : 68 - 71
  • [20] An augmented chained fault-tolerant ATM switch
    Hui, SK
    Seman, K
    Yunus, J
    HSNMC 2002: 5TH IEEE INTERNATIONAL CONFERENCE ON HIGH SPEED NETWORKS AND MULTIMEDIA COMMUNICATIONS, 2002, : 397 - 400