Performance Pathologies in Hardware Transactional Memory

被引:0
|
作者
Bobba, Jayaram [1 ]
Moore, Kevin E. [1 ]
Volos, Haris [1 ]
Yen, Luke [1 ]
Hill, Mark D. [1 ]
Swift, Michael M. [1 ]
Wood, David A. [1 ]
机构
[1] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA
关键词
Transactional memory; hardware; performance; pathology; contention management;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously proposed HTMs represent three points in this design space: lazy conflict detection, lazy version management, committer wins (LL); eager conflict detection, lazy version management, requester wins (EL); and eager conflict detection, eager version management, and requester stalls with conservative deadlock avoidance (EE). To isolate the effects of these high-level design decisions, we develop a common framework that abstracts away differences in cache write policies, interconnects, and ISA to compare these three design points. Not surprisingly, the relative performance of these systems depends on the workload. Under light transactional loads they perform similarly, but under heavy loads they differ by up to 80%. None of the systems performs best on all of our benchmarks. We identify seven performance pathologies-interactions between workload and system that degrade performance-as the root cause of many performance differences: FRIENDLYFIRE, STARVINGWRITER, SERIALIZEDCOMMIT, FUTILESTALL, STARVINGELDER, RESTARTCONVOY, and DUELINGUPGRADES. We discuss when and on which systems these pathologies can occur and show that they actually manifest within TM workloads. The insight provided by these pathologies motivated four enhanced systems that often significantly reduce transactional memory overhead. Importantly, by avoiding transaction pathologies, each enhanced system performs well across our suite of benchmarks.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [41] VMM Emulation of Intel Hardware Transactional Memory
    Swiech, Maciej
    Hale, Kyle C.
    Dinda, Peter
    PROCEEDINGS OF THE 4TH INTERNATIONAL WORKSHOP ON RUNTIME AND OPERATING SYSTEMS FOR SUPERCOMPUTERS, ROSS 2014, 2014,
  • [42] Removal of Conflicts in Hardware Transactional Memory Systems
    Waliullah, M. M.
    Stenstrom, Per
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2014, 42 (01) : 198 - 218
  • [43] Understanding and Utilizing Hardware Transactional Memory Capacity
    Cai, Zixian
    Blackburn, Stephen M.
    Bond, Michael D.
    PROCEEDINGS OF THE 2021 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM 2021), 2021, : 1 - 14
  • [44] Improving Speculative taskloop in Hardware Transactional Memory
    Salamanca, Juan
    Baldassin, Alexandro
    OPENMP: ENABLING MASSIVE NODE-LEVEL PARALLELISM, IWOMP 2021, 2021, 12870 : 3 - 17
  • [45] Eliminating Cascading Stall on Hardware Transactional Memory
    Miyake, Sho
    Mashita, Keisuke
    Yamada, Ryohei
    Tsumura, Tomoaki
    PROCEEDINGS OF 2015 THIRD INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2015, : 147 - 153
  • [46] Exploiting Hardware Transactional Memory in Main-Memory Databases
    Leis, Viktor
    Kemper, Alfons
    Neumann, Thomas
    2014 IEEE 30TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE), 2014, : 580 - 591
  • [47] Transactional Event Profiling in a Best-Effort Hardware Transactional Memory System
    Gaudet, Matthew
    Amaral, Jose Nelson
    PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 475 - 475
  • [48] LockillerTM: Enhancing Performance Lower Bounds in Best-Effort Hardware Transactional Memory
    Wan, Li
    Chao, Fu
    Li, Qiang
    Han, Jun
    PROCEEDINGS 2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, IPDPS 2024, 2024, : 865 - 875
  • [49] On the interactions between ILP and TLP with hardware transactional memory
    Nicolas-Conesa, Victor
    Titos-Gil, Ruben
    Fernandez-Pascual, Ricardo
    Ros, Alberto
    Acacio, Manuel E.
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 104
  • [50] Exclusive Control for Compound Operations on Hardware Transactional Memory
    Mashita, Keisuke
    Hirota, Anju
    Tsumura, Tomoaki
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,