Performance Pathologies in Hardware Transactional Memory

被引:0
|
作者
Bobba, Jayaram [1 ]
Moore, Kevin E. [1 ]
Volos, Haris [1 ]
Yen, Luke [1 ]
Hill, Mark D. [1 ]
Swift, Michael M. [1 ]
Wood, David A. [1 ]
机构
[1] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA
来源
ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS | 2007年
关键词
Transactional memory; hardware; performance; pathology; contention management;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously proposed HTMs represent three points in this design space: lazy conflict detection, lazy version management, committer wins (LL); eager conflict detection, lazy version management, requester wins (EL); and eager conflict detection, eager version management, and requester stalls with conservative deadlock avoidance (EE). To isolate the effects of these high-level design decisions, we develop a common framework that abstracts away differences in cache write policies, interconnects, and ISA to compare these three design points. Not surprisingly, the relative performance of these systems depends on the workload. Under light transactional loads they perform similarly, but under heavy loads they differ by up to 80%. None of the systems performs best on all of our benchmarks. We identify seven performance pathologies-interactions between workload and system that degrade performance-as the root cause of many performance differences: FRIENDLYFIRE, STARVINGWRITER, SERIALIZEDCOMMIT, FUTILESTALL, STARVINGELDER, RESTARTCONVOY, and DUELINGUPGRADES. We discuss when and on which systems these pathologies can occur and show that they actually manifest within TM workloads. The insight provided by these pathologies motivated four enhanced systems that often significantly reduce transactional memory overhead. Importantly, by avoiding transaction pathologies, each enhanced system performs well across our suite of benchmarks.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [41] An Integrated Hardware-Software Approach to Flexible Transactional Memory
    Shriraman, Arrvindh
    Spear, Michael F.
    Hossain, Hemayet
    Marathe, Virendra J.
    Dwarkadas, Sandhya
    Scott, Michael L.
    ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 2007, : 104 - 115
  • [42] A First Insight into Object-Aware Hardware Transactional Memory
    Khan, Behram
    Horsnell, Matthew
    Rogers, Ian
    Lujan, Mikel
    Dinn, Andrew
    Watson, Ian
    SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2008, : 107 - 109
  • [43] Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory
    Matveev, Alexander
    Shavit, Nir
    ACM SIGPLAN NOTICES, 2015, 50 (04) : 59 - 71
  • [44] Study of hardware transactional memory characteristics and serialization policies on Haswell
    Pereira, Marcio Machado
    Gaudet, Matthew
    Amaral, J. Nelson
    Araujo, Guido
    PARALLEL COMPUTING, 2016, 54 : 46 - 58
  • [45] ParaTM: Transparent Embedding of Hardware Transactional Memory for Traditional Applications
    Lee, Kangmin
    Jo, Heeseung
    IEEE ACCESS, 2018, 6 : 45417 - 45426
  • [46] GCMS: A Global Contention Management Scheme in Hardware Transactional Memory
    Wang, Xiaoqun
    Ji, Zhenzhou
    Fu, Chen
    Hu, Mingzeng
    IEEE COMPUTER ARCHITECTURE LETTERS, 2011, 10 (01) : 24 - 27
  • [47] Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions
    Do, Sang Wook Stephen
    Dubois, Michel
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 13 (01)
  • [48] Leverage Redundancy in Hardware Transactional Memory to Improve Cache Reliability
    Yan, Zhichao
    Jiang, Hong
    Srisa-an, Witawas
    Seth, Sharad
    Tan, Yujuan
    PROCEEDINGS OF THE 47TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2018,
  • [49] Evaluating the Impact of Transactional Characteristics on the Performance of Transactional Memory Applications
    Rui, Fernando
    Castro, Marcio
    Griebler, Dalvan
    Fernandes, Luiz Gustavo
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 93 - 97
  • [50] Improving Performance of Transactional Applications through Adaptive Transactional Memory
    Jeyakumaran, Thireshan
    Atoofian, Ehsan
    Xiao, Yang
    Li, Zhen
    Jannesari, Ali
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 192 - 199